about summary refs log tree commit diff stats
path: root/test/arch/x86 (follow)
Commit message (Collapse)AuthorAgeFilesLines
* Support for REP instruction prefix (#956)Vladislav Hrčka2019-02-071-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | * Added function find_path_by_successors The function find_path_by_successors does the same as function find_path, but it searches the paths from src to dst, not vice versa like find_path, which might be more efficient in some cases. * Added support for REP instruction prefix Added support for REP instruction prefix * Added support for REP instruction prefix Added support for REP instruction prefix * Added support for REP prefix According to https://c9x.me/x86/html/file_module_x86_id_279.html 0xF3AD is REP LODSD and not REPE LODSD * Added REP instruction prefix support fix Added REP instruction prefix support fix * Added REP instruction prefix support fix Added REP instruction prefix support and REPNZ, REPZ aliases * Fix of adding REP instruction prefix Fixing https://github.com/cea-sec/miasm/pull/956#discussion_r253361754. I also put https://github.com/nofiv/miasm/edit/master/miasm2/arch/x86/arch.py#diff-f7dd74dede0a04f194dff140d0976b98L739 behind the loop since it seems to be serving similar purpose. * Fix of the added REP intruction prefix Fixing https://github.com/cea-sec/miasm/pull/956#discussion_r253361339 * Discard changes Creating another PR for this * Update arch.py
* Add ENDBR64 and ENDBR32 instructionsWilliam Bruneau2019-02-051-0/+5
|
* Tests/QEMU-x86_64: add sample, script and expected outputsAjax2018-12-0438-0/+10217
| | | | The script is basically copied from testqemu.py
* Add x86 reg testsFabrice Desclaux2018-11-172-0/+252
|
* All: updt apiFabrice Desclaux2018-10-121-4/+3
|
* X86: fix inc/dec 64bitFabrice Desclaux2018-10-061-0/+6
|
* Test: add pcmpeq and 128bit regs get/setFabrice Desclaux2018-09-192-2/+82
|
* X86: add nop formFabrice Desclaux2018-08-161-0/+4
|
* Test: add x86 64 asm test 64bit addrFabrice Desclaux2018-07-171-0/+30
|
* Add new SSE instruction description and updates old onesAjax2018-07-101-1/+39
|
* IR: gen ircfg from ir_archFabrice Desclaux2018-07-051-12/+12
|
* Update symbol_pool's deprecated API -> LocationDBAjax2018-07-033-9/+9
|
* symbol_pool -> loc_dbAjax2018-07-036-52/+52
|
* Code cleaning: remove useless / commented codeAjax2018-06-211-7/+0
|
* Jitter: add simple trace apiFabrice Desclaux2018-06-211-7/+0
|
* Core: replace AsmLabel by LocKeyFabrice Desclaux2018-06-094-37/+40
|
* Expr: Add new word ExprLocFabrice Desclaux2018-06-081-5/+6
| | | | | This word represents a location in the binary. Thus, the hack of ExprId containing an AsmLabel ends here.
* Add a regression test to ensure INT is called each time in a loopAjax2018-05-181-2/+8
|
* Add support for XMM0-15 registers in x86Ajax2018-05-171-0/+16
|
* Remove TCC jitter engineAjax2018-05-161-1/+1
|
* Core: updt parser structureFabrice Desclaux2018-05-143-57/+9
|
* X86/sem: fix cmpxchg semFabrice Desclaux2018-04-081-1/+1
|
* Symbexec: use hashtable for mem symbolsFabrice Desclaux2018-03-151-1/+1
|
* Add EMMS, implemtend as a NOPAjax2018-02-091-0/+3
|
* Add MASKMOVQ/MASKMOVDQU instructionAjax2018-02-091-0/+5
|
* Fix PEXTRW 0F C5 formAjax2018-02-091-4/+4
|
* Add PAVGB/PAVGW instructionAjax2018-02-091-0/+10
| | | | | | | 0F E0 /r PAVGB mm1, mm2/m64 66 0F E0, /r PAVGB xmm1, xmm2/m128 0F E3 /r PAVGW mm1, mm2/m64 66 0F E3 /r PAVGW xmm1, xmm2/m128
* Add PSADBW instructionAjax2018-02-091-0/+5
| | | | | 0F F6 /r PSADBW mm1, mm2/m64 66 0F F6 /r PSADBW xmm1, xmm2/m128
* Add PMADDWD instructionAjax2018-02-091-0/+5
| | | | | 0F F5 /r PMADDWD mm, mm/m64 66 0F F5 /r PMADDWD xmm1, xmm2/m128
* Add PMULUDQ instructionAjax2018-02-091-0/+5
| | | | | NP 0F F4 /r PMULUDQ mm1, mm2/m64 66 0F F4 /r PMULUDQ xmm1, xmm2/m128
* Add PMAXSW instructionAjax2018-02-091-0/+5
| | | | | 0F EE /r PMAXSW mm1, mm2/m64 66 0F EE /r PMAXSW xmm1, xmm2/m128
* Add PADDSB/PADDSW instructionAjax2018-02-091-0/+10
| | | | | | | NP 0F EC /r PADDSB mm, mm/m64 66 0F EC /r PADDSB xmm1, xmm2/m128 NP 0F ED /r PADDSW mm, mm/m64 66 0F ED /r PADDSW xmm1, xmm2/m128
* Add PSUBSB/PSUBSW instructionAjax2018-02-091-0/+10
| | | | | | | NP 0F E8 /r PSUBSB mm, mm/m64 66 0F E8 /r PSUBSB xmm1, xmm2/m128 NP 0F E9 /r PSUBSW mm, mm/m64 66 0F E9 /r PSUBSW xmm1, xmm2/m128
* Add PMULHW / PMULHUW instructionAjax2018-02-091-0/+10
| | | | | | | 0F E5 /r PMULHW mm, mm/m64 66 0F E5 /r PMULHW xmm1, xmm2/m128 NP 0F E4 /r PMULHUW mm1, mm2/m64 66 0F E4 /r PMULHUW xmm1, xmm2/m128
* Add PADDUSB/PADDUSW instructionAjax2018-02-091-0/+9
| | | | | 0F DC /r PADDUSB mm, mm/m64 66 0F DC /r PADDUSB xmm1, xmm2/m128
* Add PSUBSUB/PSUBUSW instrAjax2018-02-091-0/+11
| | | | | 0F D8 /r PSUBUSB mm, mm/m64 66 0F D8 /r PSUBUSB xmm1, xmm2/m128
* Add PMULLW instructionAjax2018-02-091-0/+5
|
* Add PACKSSDW instructionAjax2018-02-091-0/+5
| | | | | 0F 6B /r PACKSSDW mm1, mm2/m64 66 0F 6B /r PACKSSDW xmm1, xmm2/m128
* Add PACKUSWB instructionAjax2018-02-091-0/+5
|
* Add PACKSSWB instructionAjax2018-02-091-0/+4
| | | | | 0F 63 /r PACKSSWB mm1, mm2/m64 66 0F 63 /r PACKSSWB xmm1, xmm2/m128
* X86: fix cdq/cbw...Fabrice Desclaux2018-02-021-0/+445
|
* Add PCMPGTB instructionAjax2018-01-261-0/+3
|
* Add PALIGNR x86 instruction (asm & semantic)Ajax2018-01-261-0/+3
|
* Add support for BNDMOV instruction (with an empty semantic)Ajax2018-01-261-0/+5
|
* X86: add mfence/sfence/prefetchFabrice Desclaux2017-12-301-0/+4
|
* update tests to use the new spacing of expressions' str()Aymeric Vincent2017-12-121-255/+255
|
* X86: add instr pcmpFabrice Desclaux2017-09-011-0/+6
|
* X86: add instr aesFabrice Desclaux2017-09-011-0/+9
|
* X86: fix sib generationFabrice Desclaux2017-09-011-0/+8
|
* IR: rename add_blocFabrice Desclaux2017-07-071-1/+1
|