| Commit message (Collapse) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| * | Aarch64: add lda/stl | Fabrice Desclaux | 2019-01-27 | 1 | -0/+5 | |
| | | ||||||
| * | Armt: fix cmn | Fabrice Desclaux | 2019-01-17 | 1 | -0/+2 | |
| | | ||||||
| * | Merge pull request #922 from serpilliere/updt_aarch64_mn | Camille Mougey | 2019-01-15 | 1 | -0/+20 | |
| |\ | | | | | Updt aarch64 mn | |||||
| | * | Aarch64: add casp instruction | Fabrice Desclaux | 2019-01-11 | 1 | -0/+20 | |
| | | | ||||||
| * | | ARM: add mnemonics | Fabrice Desclaux | 2019-01-11 | 1 | -0/+12 | |
| |/ | ||||||
| * | Fix typos & add codespell | Pierre LALET | 2018-12-23 | 16 | -119/+119 | |
| | | ||||||
| * | Tests/QEMU-x86_64: add sample, script and expected outputs | Ajax | 2018-12-04 | 38 | -0/+10217 | |
| | | | | | The script is basically copied from testqemu.py | |||||
| * | Correct MeP BGEI semantic | Guillaume Valadon | 2018-11-22 | 1 | -2/+12 | |
| | | ||||||
| * | Add x86 reg tests | Fabrice Desclaux | 2018-11-17 | 2 | -0/+252 | |
| | | ||||||
| * | All: updt api | Fabrice Desclaux | 2018-10-12 | 1 | -4/+3 | |
| | | ||||||
| * | X86: fix inc/dec 64bit | Fabrice Desclaux | 2018-10-06 | 1 | -0/+6 | |
| | | ||||||
| * | Merge pull request #855 from serpilliere/exprassign | Camille Mougey | 2018-10-06 | 1 | -2/+2 | |
| |\ | | | | | Exprassign | |||||
| | * | Expresion: use ExprAssign instead of ExprAff | Fabrice Desclaux | 2018-10-01 | 1 | -2/+2 | |
| | | | | | | | | | | | | | ExprAff stands for (in french) "Expression affectation" We will now use ExprAssign (for Expression Assignment) (instead of ExprAss) | |||||
| * | | Merge pull request #861 from jetsecurity/eor_immediate | serpilliere | 2018-10-01 | 1 | -0/+3 | |
| |\ \ | | | | | | | ARM Thumb: Add EOR (immediate) instruction | |||||
| | * | | ARM Thumb: Add test for EOR (immediate) instruction | jetsecurity | 2018-09-27 | 1 | -0/+3 | |
| | |/ | ||||||
| * / | ARM Thumb: Add test for BLX Rd where Rd > R7 | jetsecurity | 2018-09-27 | 1 | -0/+3 | |
| |/ | ||||||
| * | Test: add pcmpeq and 128bit regs get/set | Fabrice Desclaux | 2018-09-19 | 2 | -2/+82 | |
| | | ||||||
| * | Mep: use correct operator in IR | Fabrice Desclaux | 2018-08-29 | 1 | -18/+6 | |
| | | ||||||
| * | X86: add nop form | Fabrice Desclaux | 2018-08-16 | 1 | -0/+4 | |
| | | ||||||
| * | Test: fix arm regression tests | Fabrice Desclaux | 2018-08-06 | 1 | -267/+267 | |
| | | ||||||
| * | Test: add x86 64 asm test 64bit addr | Fabrice Desclaux | 2018-07-17 | 1 | -0/+30 | |
| | | ||||||
| * | Toshiba MeP support | Guillaume Valadon | 2018-07-12 | 42 | -0/+4696 | |
| | | ||||||
| * | Add new SSE instruction description and updates old ones | Ajax | 2018-07-10 | 1 | -1/+39 | |
| | | ||||||
| * | Merge pull request #738 from marilafo/fix_offset_branch_armtl | serpilliere | 2018-07-05 | 1 | -0/+3 | |
| |\ | | | | | armtl change branch pc offset | |||||
| | * | armtl change branch pc offset | Marion Lafon | 2018-05-24 | 1 | -0/+3 | |
| | | | | | | | | | Modify some armtl instr to match with documentation | |||||
| * | | IR: gen ircfg from ir_arch | Fabrice Desclaux | 2018-07-05 | 3 | -21/+26 | |
| | | | ||||||
| * | | IR: remove default regs_init for symbexec | Fabrice Desclaux | 2018-07-05 | 1 | -1/+1 | |
| | | | ||||||
| * | | Update symbol_pool's deprecated API -> LocationDB | Ajax | 2018-07-03 | 5 | -11/+11 | |
| | | | ||||||
| * | | symbol_pool -> loc_db | Ajax | 2018-07-03 | 14 | -79/+79 | |
| | | | ||||||
| * | | Code cleaning: remove useless / commented code | Ajax | 2018-06-21 | 5 | -81/+0 | |
| | | | ||||||
| * | | Jitter: add simple trace api | Fabrice Desclaux | 2018-06-21 | 3 | -15/+0 | |
| | | | ||||||
| * | | Core: replace AsmLabel by LocKey | Fabrice Desclaux | 2018-06-09 | 5 | -39/+42 | |
| | | | ||||||
| * | | Expr: Add new word ExprLoc | Fabrice Desclaux | 2018-06-08 | 3 | -9/+10 | |
| | | | | | | | | | | | This word represents a location in the binary. Thus, the hack of ExprId containing an AsmLabel ends here. | |||||
| * | | Add a regression test to ensure INT is called each time in a loop | Ajax | 2018-05-18 | 1 | -2/+8 | |
| | | | ||||||
| * | | Add support for XMM0-15 registers in x86 | Ajax | 2018-05-17 | 1 | -0/+16 | |
| |/ | ||||||
| * | Remove TCC jitter engine | Ajax | 2018-05-16 | 1 | -1/+1 | |
| | | ||||||
| * | Core: updt parser structure | Fabrice Desclaux | 2018-05-14 | 11 | -67/+36 | |
| | | ||||||
| * | Arm: add dsb | Fabrice Desclaux | 2018-04-18 | 1 | -0/+3 | |
| | | ||||||
| * | Fix arm T32ExpandImm | Fabrice Desclaux | 2018-04-18 | 1 | -1/+2 | |
| | | ||||||
| * | Arm: add some arm t2 instructions | Fabrice Desclaux | 2018-04-18 | 1 | -1/+213 | |
| | | ||||||
| * | X86/sem: fix cmpxchg sem | Fabrice Desclaux | 2018-04-08 | 1 | -1/+1 | |
| | | ||||||
| * | Symbexec: use hashtable for mem symbols | Fabrice Desclaux | 2018-03-15 | 3 | -3/+3 | |
| | | ||||||
| * | Add EMMS, implemtend as a NOP | Ajax | 2018-02-09 | 1 | -0/+3 | |
| | | ||||||
| * | Add MASKMOVQ/MASKMOVDQU instruction | Ajax | 2018-02-09 | 1 | -0/+5 | |
| | | ||||||
| * | Fix PEXTRW 0F C5 form | Ajax | 2018-02-09 | 1 | -4/+4 | |
| | | ||||||
| * | Add PAVGB/PAVGW instruction | Ajax | 2018-02-09 | 1 | -0/+10 | |
| | | | | | | | | 0F E0 /r PAVGB mm1, mm2/m64 66 0F E0, /r PAVGB xmm1, xmm2/m128 0F E3 /r PAVGW mm1, mm2/m64 66 0F E3 /r PAVGW xmm1, xmm2/m128 | |||||
| * | Add PSADBW instruction | Ajax | 2018-02-09 | 1 | -0/+5 | |
| | | | | | | 0F F6 /r PSADBW mm1, mm2/m64 66 0F F6 /r PSADBW xmm1, xmm2/m128 | |||||
| * | Add PMADDWD instruction | Ajax | 2018-02-09 | 1 | -0/+5 | |
| | | | | | | 0F F5 /r PMADDWD mm, mm/m64 66 0F F5 /r PMADDWD xmm1, xmm2/m128 | |||||
| * | Add PMULUDQ instruction | Ajax | 2018-02-09 | 1 | -0/+5 | |
| | | | | | | NP 0F F4 /r PMULUDQ mm1, mm2/m64 66 0F F4 /r PMULUDQ xmm1, xmm2/m128 | |||||
| * | Add PMAXSW instruction | Ajax | 2018-02-09 | 1 | -0/+5 | |
| | | | | | | 0F EE /r PMAXSW mm1, mm2/m64 66 0F EE /r PMAXSW xmm1, xmm2/m128 | |||||