about summary refs log tree commit diff stats
path: root/test/arch (follow)
Commit message (Collapse)AuthorAgeFilesLines
* Add regression test for aarch64_immhi_pageAeonLucid2024-08-101-1/+4
|
* Merge pull request #1486 from serpilliere/fix_aarch64_cmpserpilliere2024-04-281-0/+3
|\ | | | | Fix add/sub aarch64
| * Fix add/sub aarch64Fabrice Desclaux2024-04-271-0/+3
| |
* | Merge pull request #1474 from DimitriPapadopoulos/codespellserpilliere2024-03-281-1/+1
|\ \ | | | | | | Fix typos found by codespell
| * | Fix typos found by codespellDimitri Papadopoulos2024-03-181-1/+1
| | |
* | | Merge pull request #1457 from W0ni/arm_handle_cf_shiftersserpilliere2024-03-212-3/+59
|\ \ \ | |/ / |/| | [ARM] compute cf for shift/rotate
| * | Add MOV and MOVS tests for [AL]SRwoni2024-03-141-1/+6
| | |
| * | Add tests for MOVS and isThumb utility functionwoni2023-09-131-0/+51
| | |
| * | Fix disassembly bugwoni2023-09-131-2/+2
| |/
* / Use regex literals for re.* functionsDuncan Ogilvie2024-01-061-1/+1
|/
* Fix html; Add reg testFabrice Desclaux2021-12-066-0/+7
|
* Add aarch64 strlrxxFabrice Desclaux2021-10-291-0/+5
|
* x86_64 Fix multiple REX prefix instruction disasm (#1376)Konstantin Komarov2021-07-031-0/+7
| | | | Fix multiple rex prefixes
* Replace jitter.run boolean by jitter.runningRomain Lesteven2021-05-052-2/+2
|
* Fix ADD/SUB; Add CMNFabrice Desclaux2021-02-141-0/+4
|
* Rename ir_arch for jitterFabrice Desclaux2020-12-252-25/+25
|
* Rename examples lifterFabrice Desclaux2020-12-254-35/+35
|
* Rename LifterModelCallMepFabrice Desclaux2020-12-242-4/+4
|
* Rename msp430 lifterFabrice Desclaux2020-12-241-1/+1
|
* Rename mep lifterFabrice Desclaux2020-12-242-4/+4
|
* Rename ppc32 lifterFabrice Desclaux2020-12-241-1/+1
|
* Rename arm lifterFabrice Desclaux2020-12-241-1/+1
|
* Rename x86 lifterFabrice Desclaux2020-12-242-2/+2
|
* Rename ira => LifterModelCallFabrice Desclaux2020-12-242-2/+2
|
* [AARCH64] add another test extrw4kfu2020-11-191-0/+2
|
* Add test unitsIridiumXOR2020-09-231-0/+10
|
* Update api according to loc_db updateFabrice Desclaux2020-08-319-15/+18
|
* Avoid generate default locationdbFabrice Desclaux2020-08-3110-37/+53
|
* Support to ALL system register for AARCH64 (#1251)IridiumXOR2020-06-191-6/+6
| | | | * Support to ALL system register for AARCH64
* Wrong conditional prefix for MRC/MCR (#1233)IridiumXOR2020-05-281-0/+5
| | | | | | | * Wrong conditional prefix for MRC/MCR Sorry, I have wrongly implemented the conditional code for MRC/MCR, now I have fix them. * Add test units for conditional MRC/MCR
* Merge pull request #1229 from IridiumXOR/mips_new_opsserpilliere2020-05-231-0/+21
|\ | | | | Mips new opcodes + bugfix
| * Add test cases and fix args orderIridiumXOR2020-05-221-0/+21
| |
* | Add test units for MCR/MRCIridiumXOR2020-05-191-0/+4
|/
* Add new MIPS opcodes (#1203)IridiumXOR2020-04-291-0/+17
| | | | | * Add new MIPS opcodes * Add test for new opcodes and remove semantics for not implemented opcodes
* Initial support for floating point and Altivec instructions in PPC arch (#1141)IridiumXOR2020-04-281-0/+8
| | | | | | | * Initial support for floating point and altivec instructions * Add fpr in .codespell_ignore and correct a typo * Add regression test for floating and Altivec ops
* Use int(expr) instead of expr.arg.argFabrice Desclaux2020-04-032-5/+7
|
* X86: add instrFabrice Desclaux2019-11-211-0/+4
|
* Clear get_str_* APIFabrice Desclaux2019-11-122-6/+6
| | | | | | | | | | | | | | | | get_str_ansi decoded strings using utf8 and was blindly used for pure windows function (LoadLibraryA) and for stdlib functions (printf, strlen, ...) even if strlen does not use utf8... New API is: get_win_str_a/get_win_str_w and set_win_str_a/set_win_str_w for windows (respectively codepage1252/windows utf16) .Those functions should only be used in windows strings manipulations, so there are taken out of the jitter. get_c_str/set_c_str: as those functions are "classic" in OSes, they are keeped in the jitter.
* Aarch64: add ldarbFabrice Desclaux2019-10-311-0/+2
|
* Add a few PPC32 testsAymeric Vincent2019-09-252-0/+246
|
* Fix get_str_ansi: return strFabrice Desclaux2019-09-222-34/+34
| | | | | get_str_ansi and get_str_unic now returns both *str* object: As get_str_unic decodes the string, get_str_ansi should do the same.
* Fix tipoFabrice Desclaux2019-05-182-3/+3
|
* Add CET instructions (#1003)William Bruneau2019-04-051-0/+20
| | | | | | * Add CET instructions * Fix RDSSP
* pkhbtFabrice Desclaux2019-03-071-0/+10
|
* Rename elfesteem loaderFabrice Desclaux2019-03-053-3/+3
|
* Include elfesteem fork in miasmPierre LALET2019-03-053-3/+3
|
* Rename miasm2 to miasmFabrice Desclaux2019-03-0540-119/+119
|
* Support python2/python3Fabrice Desclaux2019-03-0560-540/+612
|
* Support for REP instruction prefix (#956)Vladislav Hrčka2019-02-071-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | * Added function find_path_by_successors The function find_path_by_successors does the same as function find_path, but it searches the paths from src to dst, not vice versa like find_path, which might be more efficient in some cases. * Added support for REP instruction prefix Added support for REP instruction prefix * Added support for REP instruction prefix Added support for REP instruction prefix * Added support for REP prefix According to https://c9x.me/x86/html/file_module_x86_id_279.html 0xF3AD is REP LODSD and not REPE LODSD * Added REP instruction prefix support fix Added REP instruction prefix support fix * Added REP instruction prefix support fix Added REP instruction prefix support and REPNZ, REPZ aliases * Fix of adding REP instruction prefix Fixing https://github.com/cea-sec/miasm/pull/956#discussion_r253361754. I also put https://github.com/nofiv/miasm/edit/master/miasm2/arch/x86/arch.py#diff-f7dd74dede0a04f194dff140d0976b98L739 behind the loop since it seems to be serving similar purpose. * Fix of the added REP intruction prefix Fixing https://github.com/cea-sec/miasm/pull/956#discussion_r253361339 * Discard changes Creating another PR for this * Update arch.py
* Add ENDBR64 and ENDBR32 instructionsWilliam Bruneau2019-02-051-0/+5
|