about summary refs log tree commit diff stats
path: root/test/ir/symbexec.py (follow)
Commit message (Collapse)AuthorAgeFilesLines
* Rename x86 lifterFabrice Desclaux2020-12-241-3/+3
|
* Rename ira => LifterModelCallFabrice Desclaux2020-12-241-4/+4
|
* Rename miasm2 to miasmFabrice Desclaux2019-03-051-5/+5
|
* Support python2/python3Fabrice Desclaux2019-03-051-12/+16
|
* Remove old api supportFabrice Desclaux2019-02-121-24/+22
|
* Expresion: use ExprAssign instead of ExprAffFabrice Desclaux2018-10-011-3/+3
| | | | | | ExprAff stands for (in french) "Expression affectation" We will now use ExprAssign (for Expression Assignment) (instead of ExprAss)
* IR: gen ircfg from ir_archFabrice Desclaux2018-07-051-3/+9
|
* IR: remove default regs_init for symbexecFabrice Desclaux2018-07-051-2/+2
|
* Symbexec: use hashtable for mem symbolsFabrice Desclaux2018-03-151-54/+255
|
* Remove the default size of ExprMem expressionsAjax2018-02-151-7/+7
|
* Expression: no default size for ExprIdFabrice Desclaux2018-02-091-3/+3
|
* Use and tiny test of .as_assignblock() behaviorAjax2017-05-091-0/+4
|
* Ir: make AssignBlock immutableFabrice Desclaux2017-04-201-2/+1
|
* Replace ExprInt[num](x) -> ExprInt(x, num)Ajax2017-03-301-13/+13
|
* IR/Symbexec: rename symbexec to SymbolicExecutionEngineFabrice Desclaux2017-03-131-5/+5
|
* use python2 as executable name, give adequate permissionsAymeric Vincent2017-01-051-1/+1
|
* Regression test for apply_expr/apply_change/eval_irAjax2016-12-151-0/+17
|
* ExprCompose: add new apiFabrice Desclaux2016-11-041-3/+3
| | | | | | | The ExprComposes uses directly its arguments sizes to guess the slices locations. Old api: ExprCompose([(a, 0, 32), (b, 32, 64)]) becomes: ExprCompose(a, b)
* Expression: remove is_term attributeserpilliere2016-11-041-11/+13
|
* Symbexec: add apply_expr, taking in account side effectsAjax2016-02-161-1/+5
|
* Modify irbloc destination mecanism. Rework API in consequence.Fabrice Desclaux2014-09-051-2/+2
| | | | | | | | | | Fat patch here: some API have changed. Each irbloc now affects a special "IRDst" register which is used to describe the destination irbloc. It allows simple description of architectures using delay slots. Architectures semantic and tcc/python jitter are modified in consequence. LLVM jitter is disabled for now, but should be patch soon.
* Miasm v2serpilliere2014-06-031-0/+59
* API has changed, so old scripts need updates * See example for API usage * Use tcc or llvm for jit emulation * Go to test and run test_all.py to check install Enjoy !