about summary refs log tree commit diff stats
path: root/test/ir (follow)
Commit message (Collapse)AuthorAgeFilesLines
* Rename x86 lifterFabrice Desclaux2020-12-241-3/+3
|
* Rename ira => LifterModelCallFabrice Desclaux2020-12-242-6/+6
|
* Update api according to loc_db updateFabrice Desclaux2020-08-311-1/+1
|
* IRBlock take loc_dbFabrice Desclaux2020-08-311-1/+1
|
* Updt z3 version; update z3 apiFabrice Desclaux2020-03-182-11/+10
|
* Jitter: fix vm_cpu typedefFabrice Desclaux2019-03-271-1/+1
|
* Rename miasm2 to miasmFabrice Desclaux2019-03-056-23/+23
|
* Support python2/python3Fabrice Desclaux2019-03-056-27/+53
|
* Merge blocks: don't create predecessors for headsFabrice Desclaux2019-02-181-6/+35
|
* Remove old api supportFabrice Desclaux2019-02-121-24/+22
|
* Expresion: use ExprAssign instead of ExprAffFabrice Desclaux2018-10-014-70/+70
| | | | | | ExprAff stands for (in french) "Expression affectation" We will now use ExprAssign (for Expression Assignment) (instead of ExprAss)
* Expr: use TOK define instead of stringsFabrice Desclaux2018-08-291-2/+2
|
* Test: add regression test (bad block ref)Fabrice Desclaux2018-08-011-0/+53
|
* Test: add reduce graph test (infinite loop)Fabrice Desclaux2018-08-011-1/+62
|
* IR: rename DiGraphIR=>IRCFGFabrice Desclaux2018-07-101-1/+1
|
* Test: add reduce ircfg reg testsFabrice Desclaux2018-07-101-0/+531
|
* IR: gen ircfg from ir_archFabrice Desclaux2018-07-051-3/+9
|
* IR: remove default regs_init for symbexecFabrice Desclaux2018-07-051-2/+2
|
* symbol_pool -> loc_dbAjax2018-07-031-6/+6
|
* Core: replace AsmLabel by LocKeyFabrice Desclaux2018-06-091-5/+5
|
* Expr: Add new word ExprLocFabrice Desclaux2018-06-081-22/+29
| | | | | This word represents a location in the binary. Thus, the hack of ExprId containing an AsmLabel ends here.
* Rename x86 specific op 'cpuid' to 'x86_cpuid'Ajax2018-05-151-1/+1
|
* Op bsr/bsf are replaced by cnttrailzeros / cntleadzeros, defined in 0Ajax2018-05-152-17/+17
|
* Jitter: fix FPU C functions namesFabrice Desclaux2018-05-091-1/+1
|
* Symbexec: use hashtable for mem symbolsFabrice Desclaux2018-03-151-54/+255
|
* Remove the default size of ExprMem expressionsAjax2018-02-151-7/+7
|
* Expression: no default size for ExprIdFabrice Desclaux2018-02-092-5/+5
|
* Use and tiny test of .as_assignblock() behaviorAjax2017-05-091-0/+4
|
* Add .items API to AssignBlockAjax2017-04-271-0/+1
|
* Add regression test for AssignBlockAjax2017-04-201-0/+46
|
* Ir: make AssignBlock immutableFabrice Desclaux2017-04-201-2/+1
|
* Replace ExprInt[num](x) -> ExprInt(x, num)Ajax2017-03-304-25/+25
|
* analysis: Introduction of use-definition chainsCaroline Leman2017-03-291-681/+0
| | | | | | - previous dead_simp function has been moved to data_flow.py - ira class has been simplified - reach analysis code has been 'clarified'
* Core/asmbloc: move asmbloc to asmblockFabrice Desclaux2017-03-132-2/+2
|
* Asmbloc: rename asm_label to AsmLabelFabrice Desclaux2017-03-132-11/+11
|
* IR: rename blocs to blocksFabrice Desclaux2017-03-131-63/+63
|
* IR/ir: rename irbloc to IRBlockFabrice Desclaux2017-03-131-157/+157
|
* IR/Symbexec: rename symbexec to SymbolicExecutionEngineFabrice Desclaux2017-03-131-5/+5
|
* use python2 as executable name, give adequate permissionsAymeric Vincent2017-01-052-2/+2
|
* fix permissionsAymeric Vincent2017-01-051-0/+0
|
* Regression test for apply_expr/apply_change/eval_irAjax2016-12-151-0/+17
|
* ExprCompose: add new apiFabrice Desclaux2016-11-042-4/+4
| | | | | | | The ExprComposes uses directly its arguments sizes to guess the slices locations. Old api: ExprCompose([(a, 0, 32), (b, 32, 64)]) becomes: ExprCompose(a, b)
* Expression: remove is_term attributeserpilliere2016-11-041-11/+13
|
* AssignBlockFabrice Desclaux2016-02-261-13/+12
|
* Symbexec: add apply_expr, taking in account side effectsAjax2016-02-161-1/+5
|
* z3 translator: fixed regression testsTim Blazytko2016-02-011-6/+9
|
* z3 translator: added regression tests for bsr and bsfTim Blazytko2016-02-011-0/+15
|
* smt2_translator: added regression testsTim Blazytko2016-01-051-0/+40
|
* IR: replace `.g` with a lazy built `.graph`, avoiding the need of `gen_graph`Ajax2015-12-071-104/+66
|
* IRA: ira parent class is now miasm2.ir.ir::irCamille Mougey2015-12-071-3/+5
|