about summary refs log tree commit diff stats
path: root/test (follow)
Commit message (Collapse)AuthorAgeFilesLines
* DepGraph: Add emul regression testsFabrice Desclaux2017-01-094-0/+13
|
* Merge pull request #471 from commial/feature/llvm-cacheserpilliere2017-01-064-3/+105
|\ | | | | Feature/llvm cache
| * Test/jitter for each jitter engineAjax2017-01-064-11/+9
| |
| * Add a test for jit_maxline optionAjax2017-01-061-0/+22
| |
| * Add a test for max_exec_per_call optionAjax2017-01-062-0/+82
| |
* | make this one executable, it's probably the most used toplevel executableAymeric Vincent2017-01-051-0/+2
| |
* | these files are not top level executables, adaptAymeric Vincent2017-01-053-24/+0
| |
* | use python2 as executable name, give adequate permissionsAymeric Vincent2017-01-0531-31/+41
| |
* | fix permissionsAymeric Vincent2017-01-051-0/+0
|/
* Enable mn_float unit test for LLVMAjax2017-01-051-1/+1
|
* Update documentation for llvmliteAjax2017-01-041-1/+1
|
* Ugly modification to have llvm work againAjax2017-01-041-5/+2
|
* Expr: Remove exprint_fromFabrice Desclaux2016-12-233-14/+14
|
* Merge pull request #457 from commial/feature/apply_changeserpilliere2016-12-221-0/+17
|\ | | | | Regression test for apply_expr/apply_change/eval_ir
| * Regression test for apply_expr/apply_change/eval_irAjax2016-12-151-0/+17
| |
* | Regression test on big ExprIntAjax2016-12-141-0/+4
| |
* | Seperate Expression regression testsAjax2016-12-141-0/+2
|/
* ExprCompose: add new apiFabrice Desclaux2016-11-046-105/+96
| | | | | | | The ExprComposes uses directly its arguments sizes to guess the slices locations. Old api: ExprCompose([(a, 0, 32), (b, 32, 64)]) becomes: ExprCompose(a, b)
* Symbexec: new api for emul_ir_*Fabrice Desclaux2016-11-043-3/+3
| | | | | | | | | | | | | | Replacement: emul_ir_bloc(self, myir, addr, step=False) by: emul_ir_block(self, addr, step=False) and: emul_ir_blocs(self, myir, addr, lbl_stop=None, step=False) by: emul_ir_blocks(self, addr, lbl_stop=None, step=False) The 'myir' was already given in the symbolexec creation.
* Expression: remove is_term attributeserpilliere2016-11-041-11/+13
|
* Merge pull request #430 from commial/feature/int_ExprIntserpilliere2016-10-031-1/+1
|\ | | | | Feature/int expr int
| * Update int(XX.arg) -> int(XX)Ajax2016-09-161-1/+1
| |
* | Os_dep: fix get/set strFabrice Desclaux2016-09-292-4/+6
| |
* | Fix cleanning error for depgraph testsAjax2016-09-201-10/+7
|/
* Arm: fix bkptserpilliere2016-09-121-2/+2
|
* Arm: add clz/uxtabserpilliere2016-09-121-0/+6
|
* Test: fix python executableFabrice Desclaux2016-09-081-1/+1
|
* Arch/x86: fix sldtFabrice Desclaux2016-09-071-1/+5
|
* Jitter/win: fix TIB accessesFabrice Desclaux2016-09-061-2/+3
|
* Enable "python" jitter on AsmUnitTest, except someAjax2016-09-011-2/+7
|
* Regression test for SEH with a double handlerAjax2016-09-011-1/+41
|
* Add a regression test for SEH handlingAjax2016-09-012-0/+67
| | | | | XOR EDX, EDX is used to obtain a 32bits 0 in FS:[0x0], because this is an ambiguity in Intel representation
* Add a way to retrieve memory access rightPierre Graux2016-09-012-0/+27
|
* Tests: add win seh testFabrice Desclaux2016-08-311-0/+18
|
* Jitter: code generator reworkFabrice Desclaux2016-08-301-2/+1
|
* X86: fix pextrwFabrice Desclaux2016-08-041-0/+3
|
* X86: add setalcFabrice Desclaux2016-07-291-0/+2
|
* Merge pull request #389 from jbcayrou/pow_opserpilliere2016-07-031-0/+2
|\ | | | | Add ** (pow) operator
| * Add ** (pow) operatorJB Cayrou2016-06-291-0/+2
| |
* | Fix ExprOp_inf_signed + unit tests #385JB Cayrou2016-06-291-0/+6
|/
* X86: add no_rex/fix xchgFabrice Desclaux2016-06-191-0/+3
|
* Arch/armt: add pld instructionFabrice Desclaux2016-06-051-0/+5
|
* x86 arch: added x86 opcode decoding for PCMPGTDTim Blazytko2016-04-271-0/+4
|
* x86 arch: added x86 opcode decoding for SHUFPDTim Blazytko2016-04-271-0/+2
|
* x86 arch: added x86 opcode decoding for SHUFPSTim Blazytko2016-04-271-0/+3
|
* x86 arch: added opcode decoding for MOVMSKPSTim Blazytko2016-04-271-0/+3
|
* x86 arch: added opcode decoding for LFENCETim Blazytko2016-04-271-0/+2
|
* x86 arch: added opcode decoding for PREFETCHWTim Blazytko2016-04-271-1/+2
|
* arch: added x86 opcode decoding for PSRLDQTim Blazytko2016-04-261-0/+2
|
* x86 arch: extended opcode decoding for MOVUPSTim Blazytko2016-04-261-0/+2
| | | | arch: fixed x86 opcode decoding for movups. creds @serpilliere