about summary refs log tree commit diff stats
path: root/miasm2/arch/msp430/jit.py
blob: 711011bc281703f3f56dade3f460d127ce6fdfec (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
from miasm2.jitter.jitload import jitter
from miasm2.core import asmbloc
from miasm2.core.utils import *
from miasm2.arch.arm.sem import ir_arm

import logging

log = logging.getLogger('jit_msp430')
hnd = logging.StreamHandler()
hnd.setFormatter(logging.Formatter("[%(levelname)s]: %(message)s"))
log.addHandler(hnd)
log.setLevel(logging.CRITICAL)

class jitter_msp430(jitter):

    def __init__(self, *args, **kwargs):
        from miasm2.arch.msp430.sem import ir_msp430
        sp = asmbloc.asm_symbol_pool()
        jitter.__init__(self, ir_msp430(sp), *args, **kwargs)
        self.ir_arch.jit_pc = self.ir_arch.arch.regs.PC

    def vm_push_uint16_t(self, v):
        regs = self.cpu.vm_get_gpreg()
        regs['SP'] -= 2
        self.cpu.vm_set_gpreg(regs)
        self.vm.vm_set_mem(regs['SP'], pck16(v))

    def vm_pop_uint16_t(self):
        regs = self.cpu.vm_get_gpreg()
        x = upck16(self.vm.vm_get_mem(regs['SP'], 2))
        regs['SP'] += 2
        self.cpu.vm_set_gpreg(regs)
        return x

    def get_stack_arg(self, n):
        regs = self.cpu.vm_get_gpreg()
        x = upck16(self.vm.vm_get_mem(regs['SP'] + 2 * n, 2))
        return x

    def init_run(self, *args, **kwargs):
        jitter.init_run(self, *args, **kwargs)
        self.cpu.PC = self.pc