about summary refs log tree commit diff stats
path: root/miasm2/arch/msp430/jit.py
blob: dcd7e91acc8418423a2218f33b82dc11fd35d238 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
from miasm2.jitter.jitload import Jitter
from miasm2.core import asmblock
from miasm2.core.utils import pck16, upck16
from miasm2.arch.msp430.sem import ir_msp430

import logging

log = logging.getLogger('jit_msp430')
hnd = logging.StreamHandler()
hnd.setFormatter(logging.Formatter("[%(levelname)s]: %(message)s"))
log.addHandler(hnd)
log.setLevel(logging.CRITICAL)

class jitter_msp430(Jitter):

    def __init__(self, *args, **kwargs):
        sp = asmblock.AsmSymbolPool()
        Jitter.__init__(self, ir_msp430(sp), *args, **kwargs)
        self.vm.set_little_endian()

    def push_uint16_t(self, value):
        regs = self.cpu.get_gpreg()
        regs['SP'] -= 2
        self.cpu.set_gpreg(regs)
        self.vm.set_mem(regs['SP'], pck16(value))

    def pop_uint16_t(self):
        regs = self.cpu.get_gpreg()
        value = upck16(self.vm.get_mem(regs['SP'], 2))
        regs['SP'] += 2
        self.cpu.set_gpreg(regs)
        return value

    def get_stack_arg(self, index):
        regs = self.cpu.get_gpreg()
        value = upck16(self.vm.get_mem(regs['SP'] + 2 * index, 2))
        return value

    def init_run(self, *args, **kwargs):
        Jitter.init_run(self, *args, **kwargs)
        self.cpu.PC = self.pc