about summary refs log tree commit diff stats
path: root/test/arch/x86/unit/mn_cmov.py
blob: 29dc0823e734c7210f2cc2b92ef1ca1bdff7b3aa (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
import sys
from asm_test import Asm_Test_64

class Test_CMOVZ_OK(Asm_Test_64):
    TXT = '''
main:
        MOV   RAX, 0x8877665544332211
        MOV   RBX, RAX
        MOV   RAX, 0xAABBCCDDEEFF0011
        XOR   RCX, RCX
        CMOVZ RAX, RBX
        RET
    '''
    def check(self):
        assert self.myjit.cpu.RAX == 0x8877665544332211


class Test_CMOVZ_KO(Asm_Test_64):
    TXT = '''
main:
        MOV   RAX, 0x8877665544332211
        MOV   RBX, RAX
        MOV   RAX, 0xAABBCCDDEEFF0011
        XOR   RCX, RCX
        INC   RCX
        CMOVZ RAX, RBX
        RET
    '''
    def check(self):
        assert self.myjit.cpu.RAX == 0xAABBCCDDEEFF0011


class Test_CMOVZ_OK_64_32(Asm_Test_64):
    TXT = '''
main:
        MOV   RAX, 0x8877665544332211
        MOV   RBX, RAX
        MOV   RAX, 0xAABBCCDDEEFF0011
        XOR   RCX, RCX
        CMOVZ EAX, EBX
        RET
    '''
    def check(self):
        assert self.myjit.cpu.RAX == 0x44332211


class Test_CMOVZ_KO_64_32(Asm_Test_64):
    TXT = '''
main:
        MOV   RAX, 0x8877665544332211
        MOV   RBX, RAX
        MOV   RAX, 0xAABBCCDDEEFF0011
        XOR   RCX, RCX
        INC   RCX
        CMOVZ EAX, EBX
        RET
    '''
    def check(self):
        assert self.myjit.cpu.RAX == 0xEEFF0011



if __name__ == "__main__":
    [
        test(*sys.argv[1:])() for test in [
            Test_CMOVZ_OK,
            Test_CMOVZ_KO,
            Test_CMOVZ_OK_64_32,
            Test_CMOVZ_KO_64_32,
        ]
    ]