diff options
| author | Christian Krinitsin <mail@krinitsin.com> | 2025-06-01 21:35:14 +0200 |
|---|---|---|
| committer | Christian Krinitsin <mail@krinitsin.com> | 2025-06-01 21:35:14 +0200 |
| commit | 3e4c5a6261770bced301b5e74233e7866166ea5b (patch) | |
| tree | 9379fddaba693ef8a045da06efee8529baa5f6f4 /gitlab/issues_text/target_missing/host_missing/accel_missing/2055 | |
| parent | e5634e2806195bee44407853c4bf8776f7abfa4f (diff) | |
| download | qemu-analysis-3e4c5a6261770bced301b5e74233e7866166ea5b.tar.gz qemu-analysis-3e4c5a6261770bced301b5e74233e7866166ea5b.zip | |
clean up repository
Diffstat (limited to 'gitlab/issues_text/target_missing/host_missing/accel_missing/2055')
| -rw-r--r-- | gitlab/issues_text/target_missing/host_missing/accel_missing/2055 | 7 |
1 files changed, 0 insertions, 7 deletions
diff --git a/gitlab/issues_text/target_missing/host_missing/accel_missing/2055 b/gitlab/issues_text/target_missing/host_missing/accel_missing/2055 deleted file mode 100644 index 9aee4a8b9..000000000 --- a/gitlab/issues_text/target_missing/host_missing/accel_missing/2055 +++ /dev/null @@ -1,7 +0,0 @@ -Unable to set the PBMTE bit in the menvcfg register for RISCV 64 bit -Description of problem: -We are unable to program the PBMTE bit in the menvcfg register of a RV64 machine. The following is the command that was used to do this. - -write_csr(menvcfg,PTE_PBMT); -Steps to reproduce: -1. A simple test program with the above command should be able to reproduce this issue. |