summary refs log tree commit diff stats
path: root/gitlab/issues_text/target_i386/host_missing/accel_KVM/742
diff options
context:
space:
mode:
Diffstat (limited to 'gitlab/issues_text/target_i386/host_missing/accel_KVM/742')
-rw-r--r--gitlab/issues_text/target_i386/host_missing/accel_KVM/74244
1 files changed, 0 insertions, 44 deletions
diff --git a/gitlab/issues_text/target_i386/host_missing/accel_KVM/742 b/gitlab/issues_text/target_i386/host_missing/accel_KVM/742
deleted file mode 100644
index 1a48498c0..000000000
--- a/gitlab/issues_text/target_i386/host_missing/accel_KVM/742
+++ /dev/null
@@ -1,44 +0,0 @@
-Cache Layout wrong on many Zen Arch CPUs
-Description of problem:
-This is `coreinfo -l` when running Windows as host:
-
-![image](/uploads/b4217fd80071c95e20e7d729e0fd19fa/image.png)
-
-This is `coreinfo -l` when running the same Windows as guest with 6 cores and 6 threads (half of each):
-
-![image](/uploads/bb6f2ccbec661273e83e36d3e1bff309/image.png)
-Steps to reproduce:
-1. You need a AMD Ryzen 3900X. It has an L3 cache over 3 cores
-2. Use `-cpu host,+topoext,host-cache-info=on`
-3. Use `coreinfo -l` to see how the L3 cache is distributed
-Additional information:
-1. When running without `host-cache-info=on` then the L3 cache is spread on all the cpus.
-2. `lscpu -e`:
-
-```
-CPU NODE SOCKET CORE L1d:L1i:L2:L3 ONLINE    MAXMHZ    MINMHZ      MHZ
-  0    0      0    0 0:0:0:0          yes 4672.0698 2200.0000 3800.000
-  1    0      0    1 1:1:1:0          yes 4672.0698 2200.0000 3800.000
-  2    0      0    2 2:2:2:0          yes 4672.0698 2200.0000 3800.000
-  3    0      0    3 4:4:4:1          yes 4672.0698 2200.0000 3800.000
-  4    0      0    4 5:5:5:1          yes 4672.0698 2200.0000 3800.000
-  5    0      0    5 6:6:6:1          yes 4672.0698 2200.0000 3800.000
-  6    0      0    6 8:8:8:2          yes 4672.0698 2200.0000 3800.000
-  7    0      0    7 9:9:9:2          yes 4672.0698 2200.0000 3610.580
-  8    0      0    8 10:10:10:2       yes 4672.0698 2200.0000 3800.000
-  9    0      0    9 12:12:12:3       yes 4672.0698 2200.0000 3800.000
- 10    0      0   10 13:13:13:3       yes 4672.0698 2200.0000 3800.000
- 11    0      0   11 14:14:14:3       yes 4672.0698 2200.0000 3800.000
- 12    0      0    0 0:0:0:0          yes 4672.0698 2200.0000 3800.000
- 13    0      0    1 1:1:1:0          yes 4672.0698 2200.0000 3800.000
- 14    0      0    2 2:2:2:0          yes 4672.0698 2200.0000 3800.000
- 15    0      0    3 4:4:4:1          yes 4672.0698 2200.0000 3800.000
- 16    0      0    4 5:5:5:1          yes 4672.0698 2200.0000 3800.000
- 17    0      0    5 6:6:6:1          yes 4672.0698 2200.0000 3800.000
- 18    0      0    6 8:8:8:2          yes 4672.0698 2200.0000 3800.000
- 19    0      0    7 9:9:9:2          yes 4672.0698 2200.0000 3800.000
- 20    0      0    8 10:10:10:2       yes 4672.0698 2200.0000 3800.000
- 21    0      0    9 12:12:12:3       yes 4672.0698 2200.0000 3800.000
- 22    0      0   10 13:13:13:3       yes 4672.0698 2200.0000 3800.000
- 23    0      0   11 14:14:14:3       yes 4672.0698 2200.0000 3800.000
-```