Possible incorrect exception order in RISC-V