1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
|
<think>
Alright, so I'm trying to classify this bug report related to QEMU into one of the given categories. Let me go through it step by step.
The issue is about the Intel HDA SD_STS register behaving differently when accessed via byte writes versus word (32-bit) writes. Specifically, when written as an 8-bit value, certain bits are cleared correctly using RW1C semantics. However, when written as part of a 32-bit access, writing 1s to these bits actually sets them instead of clearing them.
Looking at the categories provided: mistranslation, assembly lowering, device, graphic, socket, network, KVM, boot, vnc, debug, files, permissions, performance, kernel, peripherals, hypervisor.
The problem is related to hardware device emulation in QEMU, specifically how the HDA controller's register is handled. This seems more about the interaction with a hardware device rather than issues in translation or assembly code.
So, considering that it's about device-specific behavior and how writes are handled differently based on access type (byte vs 32-bit), the most fitting category would be "device".
</think>
The issue pertains to incorrect behavior when interacting with the Intel HDA SD_STS register, which is a hardware device emulation problem in QEMU.
**category: device**
|