diff options
| author | ptitSeb <sebastien.chev@gmail.com> | 2023-10-23 16:58:42 +0200 |
|---|---|---|
| committer | ptitSeb <sebastien.chev@gmail.com> | 2023-10-23 16:58:42 +0200 |
| commit | 72f232e776e7a467bd292f8145ff0b7d766233da (patch) | |
| tree | 215be35c887693a23f5c2f335425736cb6d36eba | |
| parent | b7ebc3519369dc9317267eec99e5f2ef08f0a99f (diff) | |
| download | box64-72f232e776e7a467bd292f8145ff0b7d766233da.tar.gz box64-72f232e776e7a467bd292f8145ff0b7d766233da.zip | |
[ARM64_DYNAREC][32BITS] Added 67 64 A3 opcode
| -rw-r--r-- | src/dynarec/arm64/dynarec_arm64_6764_32.c | 16 |
1 files changed, 15 insertions, 1 deletions
diff --git a/src/dynarec/arm64/dynarec_arm64_6764_32.c b/src/dynarec/arm64/dynarec_arm64_6764_32.c index ee8b0036..f9342181 100644 --- a/src/dynarec/arm64/dynarec_arm64_6764_32.c +++ b/src/dynarec/arm64/dynarec_arm64_6764_32.c @@ -60,7 +60,21 @@ uintptr_t dynarec64_6764_32(dynarec_arm_t* dyn, uintptr_t addr, uintptr_t ip, in } switch(opcode) { - + + case 0xA3: + INST_NAME("MOV Seg:[Od], EAX"); + i32 = F16; + grab_segdata(dyn, addr, ninst, x4, seg); + if(i32<4096 && !(i32&3)) { + STRw_U12(xRAX, x4, i32); + } else if(i32<256) { + STURw_I9(xRAX, x4, i32); + } else { + MOV32w(x1, i32); + STRw_REG(xRAX, x4, x1); + } + break; + case 0xFF: nextop = F8; grab_segdata(dyn, addr, ninst, x4, seg); |