about summary refs log tree commit diff stats
diff options
context:
space:
mode:
authorptitSeb <sebastien.chev@gmail.com>2025-03-17 15:37:37 +0100
committerptitSeb <sebastien.chev@gmail.com>2025-03-17 15:37:37 +0100
commitd28c8aa41a6bef344b107935cb4cb5cb22e5202e (patch)
tree7a1d0979f3e31424c0cc6e527abf7f8066288c6c
parent7b065eb17a28fdf46bbdec1d6a02b6f08df0ccdf (diff)
downloadbox64-d28c8aa41a6bef344b107935cb4cb5cb22e5202e.tar.gz
box64-d28c8aa41a6bef344b107935cb4cb5cb22e5202e.zip
[ARM64_DYNAREC] Added missing SMWRITE2 to another AVX opcode
-rw-r--r--src/dynarec/arm64/dynarec_arm64_avx_0f.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/dynarec/arm64/dynarec_arm64_avx_0f.c b/src/dynarec/arm64/dynarec_arm64_avx_0f.c
index 79b9988f..4a809721 100644
--- a/src/dynarec/arm64/dynarec_arm64_avx_0f.c
+++ b/src/dynarec/arm64/dynarec_arm64_avx_0f.c
@@ -206,6 +206,7 @@ uintptr_t dynarec64_AVX_0F(dynarec_arm_t* dyn, uintptr_t addr, uintptr_t ip, int
             } else {
                 addr = geted(dyn, addr, ninst, nextop, &ed, x1, &fixedaddress, NULL, 0, 0, rex, NULL, 0, 0);
                 VST1_64(v0, 1, ed);
+                SMWRITE2();
             }
             break;