diff options
| author | ptitSeb <sebastien.chev@gmail.com> | 2024-06-06 13:47:47 +0200 |
|---|---|---|
| committer | ptitSeb <sebastien.chev@gmail.com> | 2024-06-06 13:47:47 +0200 |
| commit | 0cedc70eb36e0c136bfa90be1e275c8792052195 (patch) | |
| tree | 266012e48b5960bd8b3b21e88b705d587b05530a /src/tools | |
| parent | 1612687acfd6200515fc38fd46180f09f5a41661 (diff) | |
| download | box64-0cedc70eb36e0c136bfa90be1e275c8792052195.tar.gz box64-0cedc70eb36e0c136bfa90be1e275c8792052195.zip | |
[ARM64_DYNAREC] Added a new small batch of AVX/BMI2 opcodes
Diffstat (limited to 'src/tools')
| -rw-r--r-- | src/tools/my_cpuid.c | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/src/tools/my_cpuid.c b/src/tools/my_cpuid.c index 23f3d19b..0b71e4f7 100644 --- a/src/tools/my_cpuid.c +++ b/src/tools/my_cpuid.c @@ -264,6 +264,7 @@ void my_cpuid(x64emu_t* emu, uint32_t tmp32u) | 1<<26 // xsave | 1<<27 // osxsave | box64_avx<<28 // AVX + | box64_avx<<29 // F16C ; break; case 0x2: // TLB and Cache info. Sending 1st gen P4 info... @@ -325,7 +326,7 @@ void my_cpuid(x64emu_t* emu, uint32_t tmp32u) box64_avx<<3 | // BMI1 box64_avx2<<5 | //AVX2 box64_avx2<<8 | //BMI2 - box64_avx2<<9 | //VAES + box64_avx<<9 | //VAES box64_avx2<<19 | //ADX 1<<29| // SHA extension 0; |