diff options
| author | ptitSeb <sebastien.chev@gmail.com> | 2022-06-05 10:52:38 +0200 |
|---|---|---|
| committer | ptitSeb <sebastien.chev@gmail.com> | 2022-06-05 10:52:38 +0200 |
| commit | 162abb0a3228125c456fcc47e457d1a8c4c38aa8 (patch) | |
| tree | bbb625b04b39fff7e1ebfd4e99f86390a6a67152 /src | |
| parent | a2cd8b72dc9c8f6ce227db043043b21598617b55 (diff) | |
| download | box64-162abb0a3228125c456fcc47e457d1a8c4c38aa8.tar.gz box64-162abb0a3228125c456fcc47e457d1a8c4c38aa8.zip | |
Fixed a regression with last dynarec refactor (for #318)
Diffstat (limited to 'src')
| -rwxr-xr-x | src/dynarec/arm64/dynarec_arm64_functions.c | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/src/dynarec/arm64/dynarec_arm64_functions.c b/src/dynarec/arm64/dynarec_arm64_functions.c index 01a42c66..06d56873 100755 --- a/src/dynarec/arm64/dynarec_arm64_functions.c +++ b/src/dynarec/arm64/dynarec_arm64_functions.c @@ -374,6 +374,7 @@ int fpu_get_reg_emm(dynarec_arm_t* dyn, int emm) dyn->n.fpuused[EMM0 + emm] = 1; dyn->n.neoncache[EMM0 + emm].t = NEON_CACHE_MM; dyn->n.neoncache[EMM0 + emm].n = emm; + dyn->n.news |= (1<<(EMM0 + emm)); return EMM0 + emm; } // Get an XMM quad reg @@ -388,6 +389,7 @@ int fpu_get_reg_xmm(dynarec_arm_t* dyn, int t, int xmm) dyn->n.fpuused[i] = 1; dyn->n.neoncache[i].t = t; dyn->n.neoncache[i].n = xmm; + dyn->n.news |= (1<<i); return i; } // Reset fpu regs counter |