diff options
| author | ptitSeb <sebastien.chev@gmail.com> | 2021-03-21 18:17:43 +0100 |
|---|---|---|
| committer | ptitSeb <sebastien.chev@gmail.com> | 2021-03-21 18:17:43 +0100 |
| commit | 707f41af395301ac66b6948151e266faccf907e4 (patch) | |
| tree | e9b50ec8270f9d24396cc73c02f561d0c5adffc8 /src | |
| parent | 3d400cf91b0de5eddaee5a68fdbbd2f1cfeaee70 (diff) | |
| download | box64-707f41af395301ac66b6948151e266faccf907e4.tar.gz box64-707f41af395301ac66b6948151e266faccf907e4.zip | |
[DYNAREC] Added F3 0F 10/11 opcodes
Diffstat (limited to 'src')
| -rwxr-xr-x | src/dynarec/dynarec_arm64_f30f.c | 30 |
1 files changed, 30 insertions, 0 deletions
diff --git a/src/dynarec/dynarec_arm64_f30f.c b/src/dynarec/dynarec_arm64_f30f.c index 52ccdeee..9072de5c 100755 --- a/src/dynarec/dynarec_arm64_f30f.c +++ b/src/dynarec/dynarec_arm64_f30f.c @@ -67,6 +67,36 @@ uintptr_t dynarec64_F30F(dynarec_arm_t* dyn, uintptr_t addr, uintptr_t ip, int n switch(opcode) { + case 0x10: + INST_NAME("MOVSS Gx, Ex"); + nextop = F8; + GETG; + if(MODREG) { + v0 = sse_get_reg(dyn, ninst, x1, gd); + q0 = sse_get_reg(dyn, ninst, x1, (nextop&7) + (rex.b<<3)); + VMOVeS(v0, 0, q0, 0); + } else { + v0 = sse_get_reg_empty(dyn, ninst, x1, gd); + addr = geted(dyn, addr, ninst, nextop, &ed, x1, &fixedaddress, 0xfff<<3, 3, rex, 0, 0); + LDRw_U12(x2, ed, fixedaddress); // to avoid bus errors + VEORQ(v0, v0, v0); + VMOVQSfrom(v0, 0, x2); + } + break; + case 0x11: + INST_NAME("MOVSS Ex, Gx"); + nextop = F8; + GETG; + v0 = sse_get_reg(dyn, ninst, x1, gd); + if(MODREG) { + q0 = sse_get_reg(dyn, ninst, x1, (nextop&7) + (rex.b<<3)); + VMOVeS(q0, 0, v0, 0); + } else { + VMOVSto(x2, v0, 0); + addr = geted(dyn, addr, ninst, nextop, &ed, x1, &fixedaddress, 0xfff<<3, 3, rex, 0, 0); + STRw_U12(x2, ed, fixedaddress); + } + break; case 0x2A: INST_NAME("CVTSI2SS Gx, Ed"); |