diff options
| author | ptitSeb <sebastien.chev@gmail.com> | 2021-03-21 14:24:33 +0100 |
|---|---|---|
| committer | ptitSeb <sebastien.chev@gmail.com> | 2021-03-21 14:24:33 +0100 |
| commit | 910a466fad34a9c5109e3c3ac5d438d0eef40f6b (patch) | |
| tree | 120ad1f520bcb21dcb75784a67539558597e88eb /src | |
| parent | d3a15b7ab61e07511ea96d1410479385140b60d4 (diff) | |
| download | box64-910a466fad34a9c5109e3c3ac5d438d0eef40f6b.tar.gz box64-910a466fad34a9c5109e3c3ac5d438d0eef40f6b.zip | |
[DYNAREC] Added F2 0F 51 opcode
Diffstat (limited to 'src')
| -rwxr-xr-x | src/dynarec/arm64_emitter.h | 13 | ||||
| -rwxr-xr-x | src/dynarec/arm64_printer.c | 14 | ||||
| -rwxr-xr-x | src/dynarec/dynarec_arm64_f20f.c | 9 |
3 files changed, 35 insertions, 1 deletions
diff --git a/src/dynarec/arm64_emitter.h b/src/dynarec/arm64_emitter.h index c3c58612..8dd42699 100755 --- a/src/dynarec/arm64_emitter.h +++ b/src/dynarec/arm64_emitter.h @@ -630,8 +630,19 @@ #define VFDIVQS(Sd, Sn, Sm) EMIT(FDIV_vector(1, 0, Sm, Sn, Sd)) #define VFDIVQD(Sd, Sn, Sm) EMIT(FDIV_vector(1, 1, Sm, Sn, Sd)) -#define FDIV_scalar(type, Rm, Rn, Rd) (0b11110<<24 | (type)<<22 | 1<<21 | (Rm)<<16 | 0b0001<<12 | 0b10<<10 | (Rn)<<5 | Rd) +#define FDIV_scalar(type, Rm, Rn, Rd) (0b11110<<24 | (type)<<22 | 1<<21 | (Rm)<<16 | 0b0001<<12 | 0b10<<10 | (Rn)<<5 | (Rd)) #define FDIVS(Sd, Sn, Sm) EMIT(FDIV_scalar(0b00, Sm, Sn, Sd)) #define FDIVD(Dd, Dn, Dm) EMIT(FDIV_scalar(0b01, Dm, Dn, Dd)) +// SQRT +#define FSQRT_vector(Q, sz, Rn, Rd) ((Q)<<30 | 1<<29 | 0b01110<<24 | 1<<23 | (sz)<<22 | 0b10000<<17 | 0b11111<<12 | 0b10<<10 | (Rn)<<5 | (Rd)) +#define VFSQRTS(Sd, Sn) EMIT(FSQRT_vector(0, 0, Sn, Sd)) +#define VFSQRTQS(Sd, Sn) EMIT(FSQRT_vector(1, 0, Sn, Sd)) +#define VFSQRTQD(Sd, Sn) EMIT(FSQRT_vector(1, 1, Sn, Sd)) + +#define FSQRT_scalar(type, Rn, Rd) (0b11110<<24 | (type)<<22 | 1<<21 | 0b11<<15 | 0b10000<<10 | (Rn)<<5 | (Rd)) +#define FSQRTS(Sd, Sn) EMIT(FSQRT_scalar(0b00, Sn, Sd)) +#define FSQRTD(Dd, Dn) EMIT(FSQRT_scalar(0b01, Dn, Dd)) + + #endif //__ARM64_EMITTER_H__ diff --git a/src/dynarec/arm64_printer.c b/src/dynarec/arm64_printer.c index 57dca1a5..a8f44fde 100755 --- a/src/dynarec/arm64_printer.c +++ b/src/dynarec/arm64_printer.c @@ -842,6 +842,20 @@ const char* arm64_print(uint32_t opcode, uintptr_t addr) return buff; } + // SQRT + if(isMask(opcode, "0Q1011101f100001111110nnnnnddddd", &a)) { + char s = a.Q?'V':'D'; + char d = sf?'D':'S'; + int n = (a.Q && !sf)?4:2; + snprintf(buff, sizeof(buff), "VSQRT %c%d.%d%c, %c%d.%d%c", s, Rd, n, d, s, Rn, n, d); + return buff; + } + if(isMask(opcode, "00011110ff100001110000nnnnnddddd", &a)) { + char s = (sf==0)?'S':((sf==1)?'D':'?'); + snprintf(buff, sizeof(buff), "FSQRT %c%d, %c%d", s, Rd, s, Rn); + return buff; + } + snprintf(buff, sizeof(buff), "%08X ???", __builtin_bswap32(opcode)); return buff; } \ No newline at end of file diff --git a/src/dynarec/dynarec_arm64_f20f.c b/src/dynarec/dynarec_arm64_f20f.c index cea7c519..18a0f03d 100755 --- a/src/dynarec/dynarec_arm64_f20f.c +++ b/src/dynarec/dynarec_arm64_f20f.c @@ -97,6 +97,15 @@ uintptr_t dynarec64_F20F(dynarec_arm_t* dyn, uintptr_t addr, uintptr_t ip, int n } break; + case 0x51: + INST_NAME("SQRTSD Gx, Ex"); + nextop = F8; + GETGX; + v0 = sse_get_reg(dyn, ninst, x1, gd); + GETEX(d0, 0); + FSQRTD(v0, d0); + break; + case 0x58: INST_NAME("ADDSD Gx, Ex"); nextop = F8; |