diff options
| author | ptitSeb <sebastien.chev@gmail.com> | 2024-04-28 17:20:13 +0200 |
|---|---|---|
| committer | ptitSeb <sebastien.chev@gmail.com> | 2024-04-28 17:20:13 +0200 |
| commit | f619df277391243458bd3596bfe6424023d304cc (patch) | |
| tree | f1a8c7c056af5aaa5606798c73f00592a24cfd1d /src | |
| parent | 41ae74757e3b5249852551539976d507bbeeb3b6 (diff) | |
| download | box64-f619df277391243458bd3596bfe6424023d304cc.tar.gz box64-f619df277391243458bd3596bfe6424023d304cc.zip | |
[ARM64_DYNAREC] Cosmetic change on FCOM helper macro
Diffstat (limited to 'src')
| -rw-r--r-- | src/dynarec/arm64/dynarec_arm64_helper.h | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/src/dynarec/arm64/dynarec_arm64_helper.h b/src/dynarec/arm64/dynarec_arm64_helper.h index d62c571c..e4a7c94d 100644 --- a/src/dynarec/arm64/dynarec_arm64_helper.h +++ b/src/dynarec/arm64/dynarec_arm64_helper.h @@ -702,12 +702,12 @@ LDRH_U12(s3, xEmu, offsetof(x64emu_t, sw)); /*offset is 8bits right?*/\ MOV32w(s1, 0b0100011100000000); \ BICw_REG(s3, s3, s1); \ + /* greater than leave 0 */ \ CSETw(s1, cMI); /* 1 if less than, 0 else */ \ - MOV32w(s2, 0b01000101); /* unordered */ \ - CSELw(s1, s2, s1, cVS); \ MOV32w(s2, 0b01000000); /* zero */ \ CSELw(s1, s2, s1, cEQ); \ - /* greater than leave 0 */ \ + MOV32w(s2, 0b01000101); /* unordered */ \ + CSELw(s1, s2, s1, cVS); \ ORRw_REG_LSL(s3, s3, s1, 8); \ STRH_U12(s3, xEmu, offsetof(x64emu_t, sw)) |