about summary refs log tree commit diff stats
path: root/src/dynarec/arm64/dynarec_arm64_6664.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* [ARM64_DYNAREC] Small optim on (V/F)COMI(SS/SD) opcodesptitSeb2025-07-161-1/+3
* [ARM64_DYNAREC] Small iùprovments to some (V)MOVQ opcodesptitSeb2025-04-241-2/+1
* [ARM64_DYNAREC] Few fixes and small cosmetic changes to some partial (V)MOV o...ptitSeb2025-04-231-4/+2
* Moved more functions to os.h (#2497)Yang Liu2025-04-031-1/+0
* Introduced box64cpu.h for exported interpreter and dynarec functions (#2490)Yang Liu2025-04-011-2/+1
* [DYNAREC] Optimized grab_segdata calls on MODREG (#2319)Yang Liu2025-02-071-14/+14
* [ARM64_DYNAREC] Small improvment on 64 prefixed opcodesptitSeb2025-02-021-32/+26
* [ARM64_DYNAREC] Remove bloated x87 comp codeptitSeb2025-01-081-1/+1
* [DYNAREC] Introduced TO_NAT to ease register mapping changes in future (#2111)Yang Liu2024-12-051-2/+2
* [ARM64_DYNAREC] Improved some x87 opcode behaviourptitSeb2024-12-021-1/+1
* [DYNAREC] Reuse strongmem infra for all backends (#2052)Yang Liu2024-11-211-1/+1
* [ARM64_DYNAREC] Various small fixes for some 16bits math/logic opcodesptitSeb2024-11-131-1/+1
* [ARM64_DYNAREC] Reworked 8/16/32/64bits XOR opcodesptitSeb2024-11-131-2/+1
* [ARM64_DYNAREC] Reworked 8/16/32/64 OR opcodesptitSeb2024-11-131-2/+1
* [ARM64_DYNAREC] Reworked 8/16/32/64bits AND opcodesptitSeb2024-11-131-2/+1
* Added preliminary Box32 support (#1760)ptitSeb2024-08-261-6/+24
* [ARM64_DYNAREC] That first avx opcode now is 256bits enabledptitSeb2024-05-301-1/+1
* Added 64 66 83 opcodes ([ARM64_DYNAREC] too)ptitSeb2024-03-141-1/+92
* [ARM64_DYNAREC] Added 66 64 0F 6F opcode (for #1349)ptitSeb2024-03-081-30/+47
* Added 64 66 0F 7F opcode ([ARM64_DYNAREC] too) (for #1320)ptitSeb2024-03-041-0/+15
* [32BTIS][DYNAREC_RV64] Added support for 32bits (#861)Yang Liu2023-06-251-7/+1
* A few cosmetic fixes (#858)Alexandre Julliard2023-06-241-3/+0
* [32BITS][ARM64_DYNAREC] Added 66 64 prefixed opcodesptitSeb2023-06-241-5/+0
* [32BITS][DYNAREC] Preparing work for 32bits dynarecptitSeb2023-06-231-4/+10
* [ARM64_DYNAREC] Use STUR/LDUR when possible, plus some other small improvmentsptitSeb2023-03-131-5/+6
* [DYNAREC] Various small fixes and improvment on DynarecptitSeb2023-02-161-6/+6
* [DYNAREC] Try to fix 66 64 0F 2E/2F ocpode (for #488)ptitSeb2023-01-191-1/+1
* [DYNAREC] Refactored Strong Memory Model emulationptitSeb2022-11-261-0/+4
* [DYNAREC] Fixed 66 64 0F 2E/2F opcodesptitSeb2022-11-261-3/+2
* [DYNAREC] Disable 64 66 0F 2E opcode, something is wrong and it SIGILL (for #...ptitSeb2022-07-031-2/+2
* Added 64 66 0F 2E/2F ocodes ([DYNAREC] too) (for #298)ptitSeb2022-07-031-0/+21
* [DYNAREC] Add a mecanism to remember fixed address accessed with LOCK, so MOV...ptitSeb2022-07-031-3/+3
* [DYNAREC] Refactored dynarec, using box86 refactorptitSeb2022-04-091-1/+1
* [DYNAREC] Refactored dynarec to ease the future adding of new target architec...ptitSeb2022-02-271-0/+129