index
:
box64
this commit
fix/trace
main
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
dynarec
/
arm64
/
dynarec_arm64_avx_f2_0f.c
(
follow
)
Commit message (
Expand
)
Author
Age
Files
Lines
*
[DYNAREC] Fixed some oversized memory load (#3051)
Yang Liu
2025-10-10
1
-4
/
+9
*
[ARM64_DYNAREC] Fixed some extended instance of VCMPSD opcodes
ptitSeb
2025-06-25
1
-3
/
+3
*
[DYNACACHE] Introduced DynaCache for ARM64 (disabled by default)
ptitSeb
2025-06-19
1
-3
/
+1
*
[DYNACACHE] Refactored cpu extension, will be used in dynacache signature checks
ptitSeb
2025-06-14
1
-7
/
+7
*
[ARM64_DYNAREC] Add fastnan=0 handling in (V)SQRTSS opcodes
ptitSeb
2025-04-30
1
-1
/
+1
*
[ARM64_DYNAREC] Various improvment to various SSE/AVX 128bits/256bits mov op...
ptitSeb
2025-04-23
1
-4
/
+3
*
[ARM64_DYNAREC] Improved (V)[MIN/MAX][S/P][S/D] opcodes
ptitSeb
2025-04-22
1
-2
/
+2
*
[ARM64_DYNAREC] Fixed potential issue with (V)LDDQU opcode
ptitSeb
2025-04-21
1
-2
/
+2
*
[ARM64_DYNAREC] Add/Improved (V)H[ADD/SUB]P[S/D] opcodes
ptitSeb
2025-04-21
1
-4
/
+1
*
[ARM4_DYNAREC] A few changes to seem SSE/AVX comparison and convertions opcod...
ptitSeb
2025-04-04
1
-37
/
+82
*
Moved more functions to os.h (#2497)
Yang Liu
2025-04-03
1
-1
/
+0
*
Introduced box64cpu.h for exported interpreter and dynarec functions (#2490)
Yang Liu
2025-04-01
1
-2
/
+1
*
[ARM64_DYNAREC] Improved VHSUBPS opcode, and added fastnan=0 path
ptitSeb
2025-03-26
1
-13
/
+16
*
[ARM64_DYNAREC] Improved (V)HADDPS with fastnan=0
ptitSeb
2025-03-26
1
-0
/
+18
*
[ARM64_DYNAREC] Fixed a few potential issue with some AVX opcodes
ptitSeb
2025-03-08
1
-1
/
+1
*
[ARM64_DYNAREC] Added more AVX opcodes (#2372)
wannacu
2025-02-17
1
-1
/
+1
*
[ARM64_DYNAREC] Various small fixes and optims in a few AVX opcodes
ptitSeb
2025-01-31
1
-1
/
+6
*
[ARM64_DYNAREC] Added a few AVX opcode and Improved/Fixed some existing SSE a...
ptitSeb
2025-01-22
1
-26
/
+86
*
[ENV] Initial refactor of env variables infrastructure (#2274)
Yang Liu
2025-01-21
1
-11
/
+11
*
[ARM64_DYNAREC] Added one more case of fastround=2 for AVX.F2.0F 5A opcode
ptitSeb
2025-01-15
1
-1
/
+7
*
[DYNAREC] Reuse strongmem infra for all backends (#2052)
Yang Liu
2024-11-21
1
-1
/
+1
*
[DYNAREC] Reworked strong memory emulation (#2043)
Yang Liu
2024-11-19
1
-1
/
+0
*
[ARM64_DYNAREC] Added AVX.F2.0F D0 opcode
ptitSeb
2024-07-07
1
-0
/
+21
*
[ARM64_DYNAREC] Added AVX.F2.0F 7C/F0 opcodes
ptitSeb
2024-06-14
1
-0
/
+33
*
[ARM64_DYNAREC] Added AVX.66.0F 50/C2, AVX.66.0F3A 0D, AVX.66.0F38 16/28/29/2...
ptitSeb
2024-06-08
1
-0
/
+26
*
[ARM64_DYNAREC] Added AVX.66.0F E6, AVX.66.0F38 98 and fixed AVX.F2.0F E6 opc...
ptitSeb
2024-06-08
1
-5
/
+4
*
[ARM64_DYNAREC] Fixed VCMPSS opcode
ptitSeb
2024-06-06
1
-0
/
+50
*
[ARM64_DYNAREC] Added a bunch of AVX ocpodes and some fixes too
ptitSeb
2024-06-05
1
-4
/
+74
*
[ARM64_DYNAREC] Fixed AVX.F2/F3.0F 5D/5F opcodes
ptitSeb
2024-06-03
1
-4
/
+4
*
[ARM64_DYNAREC] Empty regs needs to be fetched last (again)
ptitSeb
2024-06-03
1
-42
/
+14
*
[ARM64_DYNAREC] Added AVX.F2.0F 58-5A/5C-5F opcodes
ptitSeb
2024-06-01
1
-0
/
+123
*
[ARM64_DYNAREC] Added AVX.F3.0F 10-12/16/2A/2C/2D/58-5F opcodes, plus a few o...
ptitSeb
2024-06-01
1
-1
/
+1
*
[ARM64_DYNAREC] Added AVX.F2.0F 10-12/2A/2C/2D opcodes
ptitSeb
2024-06-01
1
-0
/
+190