about summary refs log tree commit diff stats
path: root/src/dynarec/arm64 (follow)
Commit message (Expand)AuthorAgeFilesLines
* fix emit_sar32c() ZF maybe set error. (#1034)liuli2023-10-201-1/+1
* [ARM64_DYNAREC] More ARM64 extensions detectionptitSeb2023-10-181-11/+12
* [ARM64_DYNAREC] Added a use of FLAGM extension in add8 emitterptitSeb2023-10-181-18/+52
* [ARM64_DYNAREC] Preparing handling of FLAGM and FLAGM2 extensionsptitSeb2023-10-182-2/+46
* [ARM64_DYNAREC] More changes to Strong memory model emulationptitSeb2023-10-188-46/+32
* [ARM64_DYNAREC] Added support for BOX4_DYNAREC_ALIGNED_ATOMICSptitSeb2023-10-175-164/+237
* [ARM64_DYNAREC] More fixes to F0 0F C7 opcode with Atomics extensionptitSeb2023-10-171-3/+5
* [ARM64_DYNAREC] More fixes for Atomics extensionptitSeb2023-10-174-13/+10
* [ARM64_DYNAREC] More fixes for Atomic extension n LOCK DEC opcodesptitSeb2023-10-171-8/+10
* [ARM64_DYNAREC] Fixed F0 0F B0 opcopde with Atomics extensionptitSeb2023-10-171-1/+2
* [ARM64_DYNAREC] Added code generation for Atomic ARM v8.1 extension for most ...ptitSeb2023-10-165-241/+807
* [ARM64_DYNAREC] Cosmetic changes to SM macrosptitSeb2023-10-161-2/+2
* [COSIM] Fix x87 testing (#1029)Yang Liu2023-10-153-13/+18
* [DYNAREC] Fix x87cache issues (#1025)Yang Liu2023-10-1410-72/+93
* [ARM64_DYNAREC] Fixes some border case 32bits potential issue with GETEDz hel...ptitSeb2023-10-121-1/+1
* [ARM64_DYNAREC] Small improvement to certain cases for 66 0F 70 opcodeptitSeb2023-10-112-0/+18
* [ARM64_DYNAREC] Fixed 66 0F 38 20..25/30..35 to only read needed amount of da...ptitSeb2023-10-112-12/+30
* [ARM64_DYNAREC] Better place for memory barrier on jmp_next and iret_to_epilogptitSeb2023-10-111-2/+2
* [ARM64_DYNAREC] Added 66 0F 3A 21 opcodeptitSeb2023-10-101-1/+22
* [ARM64_DYNAREC] Fixed single AF opcodeptitSeb2023-10-101-4/+3
* [ARM64_DYNAREC] Fixed 66 99 opcodeptitSeb2023-10-091-1/+1
* [ARM64_DYNAREC] Added 66 99 opcodeptitSeb2023-10-091-1/+5
* [ARM64_DYNAREC] Fixed most DA opcodesptitSeb2023-10-081-0/+7
* [ARM64_DYNAREC] Take dynarec64_DA into account (#1014)André Zwing2023-10-071-1/+3
* Added Snapdragon 8 Gen 2 profile (#1009)Sophon2023-10-072-1/+233
* [DYNAREC] Introduce a config that should save a bit of mmemory at runtime (ON...ptitSeb2023-10-011-0/+12
* [DYNAREC] Changed lock mecanism for memory protectionptitSeb2023-10-012-0/+24
* [RV64_DYNAREC] Added more support for XTheadMemPair extension (#995)Yang Liu2023-09-271-1/+1
* Update dynarec_arm64_emit_math.c (#994)liuli2023-09-271-1/+1
* Added 66 0F 3A 0D opcode ([ARM64_DYNAREC] Too)ptitSeb2023-09-261-1/+14
* [RV64_DYNAREC] Added more support for XTheadBb extension (#989)Yang Liu2023-09-241-16/+16
* [ARM64_DYNAREC] Added 64/65 01/21/29/31 opcodesptitSeb2023-09-161-0/+43
* [ARM64_DYNAREC] Added (F2/F3) AF opcode (for #975)ptitSeb2023-09-161-0/+36
* [DYNAREC] Small improvment on multi-thread reliance for the jumptableptitSeb2023-09-092-0/+9
* [ARM64_DYNAREC] Fixed (66) 0F 70 opcodeswannacu2023-09-042-44/+12
* [ARM64_DYNAREC] Added 66 0F 7D/D0 opcodeswannacu2023-09-042-2/+36
* [ARM64_DYNAREC] Added 0F 1C/1D/1E opcodeswannacu2023-09-041-1/+21
* [ARM64_DYNAREC] Fixed 0F 38 00 PSHUFB opcode (thanks @wannacu for the hint)ptitSeb2023-09-041-1/+1
* Correctly handle TF flags, with [DYNAREC] falling back to Interpretor when TF...ptitSeb2023-09-021-4/+2
* [ARM64_DYNAREC] Added 0F 38 08/09/0A opcodewannacu2023-08-313-0/+64
* [ARM64_DYNAREC] Added 66 0F 38 37 opcodewannacu2023-08-311-1/+7
* [ARM64_DYNAREC] Added 0F 38 01/02/03/05/06/07 opcodeswannacu2023-08-312-3/+64
* [ARM64_DYNAREC] Fixed some issue with some opcode handling 8bits values (fixe...ptitSeb2023-08-274-18/+18
* [ARM64_DYNAREC] Added (66) 0F 2A/2C/2D opcodeswannacu2023-08-254-18/+175
* [ARM64_DYNAREC] Added 0F F1/F3/F7 opcodeswannacu2023-08-211-9/+46
* [ARM64_DYNAREC] Added F0 10/11 opcodeswannacu2023-08-172-2/+71
* [ARM64_DYNAREC] Fixes 66 AD opcode and tweaked A0/A1 and 66 A1 opcodesptitSeb2023-08-152-5/+11
* [ARM64_DYNAREC] Fixed F2/F3 AD and added AC (should help #924 a bit)ptitSeb2023-08-151-2/+20
* Fixed AD opcode (for #924, probably other too)ptitSeb2023-08-152-13/+11
* [ARM64_DYNAREC] Added 0F C0/C1 ocpodes (helps #927)ptitSeb2023-08-151-3/+28