about summary refs log tree commit diff stats
path: root/src/dynarec (follow)
Commit message (Expand)AuthorAgeFilesLines
* [DYNAREC_RV64] Added more and more opcodes for flatout.exe (#1128)Yang Liu2023-12-084-20/+179
* [DYNAREC_RV64] Added more opcodes for flatout.exe (#1126)Yang Liu2023-12-083-9/+114
* Fixes DynaCall when a uc_link has been setup beforeptitSeb2023-12-071-0/+4
* [DYNAREC_RV64] Added unaligned support for some LOCK opcodes (#1123)Yang Liu2023-12-071-3/+43
* Merge branch 'main' of https://github.com/ptitSeb/box64ptitSeb2023-12-071-1/+3
|\
| * [DYNAREC_RV64] Use a temporary solution to get things to work (#1122)Yang Liu2023-12-071-1/+3
* | Better way to handle multiple 3E/26 and F2/F3 prefixes ([DYNAREC] too)ptitSeb2023-12-071-6/+7
|/
* [ARM64_DYNAREC] Made some opcode truer to what they should on some edge casesptitSeb2023-12-067-48/+193
* [DYNAREC_RV64] Added more dasm support for thead extensions (#1118)Yang Liu2023-12-061-19/+130
* Merge branch 'main' of https://github.com/ptitSeb/box64ptitSeb2023-12-052-199/+424
|\
| * [DYNAREC_RV64] Refine printer and add support for Zb* extensions (#1115)Yang Liu2023-12-052-199/+424
* | [DYNAREC] Removed unused code in strongmem emulationptitSeb2023-12-055-7/+4
|/
* [ARM64_DYNAREC] More work on LOCK prefixed opcodes (Atomic still disabled)ptitSeb2023-12-036-22/+59
* [ARM64_DYNAREC] XLAT is 64bits by default on 64bits modeptitSeb2023-12-031-5/+1
* [ARM64_DYNAREC] Added optionnal memory barrier to MOVS/STOSptitSeb2023-12-021-0/+6
* [ARM64_DYNAREC] Restaured Memory Barrier on LOCK operation, and disable the u...ptitSeb2023-12-024-6/+64
* [ARM64_DYNAREC] Generalized the use of Flag Manipulation Extension (if present)ptitSeb2023-12-025-403/+84
* [ARM64_DYNAREC] Fixed add8 OF flag emitter when Flag Manipulation Ext is supp...ptitSeb2023-12-021-2/+2
* Merge branch 'main' of https://github.com/ptitSeb/box64ptitSeb2023-11-307-65/+107
|\
| * [DYNAREC_RV64] Added more opcodes for flatout.exe (#1100)Yang Liu2023-11-297-65/+107
* | [ARM64_DYNAREC] Potential fixes for some arm64 emitter macrosptitSeb2023-11-301-18/+18
|/
* [DYNAREC_RV64] Added more opcodes for flatout.exe (#1099)Yang Liu2023-11-284-3/+37
* [DYNAREC][INTERPRETER] Rework on 6C/6D/6E/6F opcodes (#1098)Yang Liu2023-11-282-1/+39
* [ARM64_DYNAREC] Fixes some rare-case of flags not correctly propagated on for...ptitSeb2023-11-282-21/+10
* [AMR64_DYNAREC] A few optimisations on some F0 BTx opcodesptitSeb2023-11-281-22/+12
* [ARM64_DYNAREC] Fixed BFI emitterptitSeb2023-11-281-5/+5
* Merge branch 'main' of https://github.com/ptitSeb/box64ptitSeb2023-11-282-5/+8
|\
| * [DYNAREC_RV64] Added missing fallbacks in x87 opcodes (#1096)Yang Liu2023-11-282-5/+8
* | [ARM64_DYNAREC] Added 67 8A opcodeptitSeb2023-11-281-1/+34
|/
* [DYNAREC_RV64] Fixed BTS BTR BTC again (#1090)Yang Liu2023-11-271-13/+13
* [DYNAREC_RV64] Fixed emit_ror32 (#1087)Yang Liu2023-11-261-4/+4
* [DYNAREC_RV64] Fixed BTS BTR BTC for zbs extension (#1084)Yang Liu2023-11-261-0/+3
* [ARM64_DYNAREC] Fixed some typo if x87_forget helperptitSeb2023-11-241-2/+2
* [DYNAREC_RV64] Added more opcode for minipad2.exe (#1081)Yang Liu2023-11-244-3/+143
* [DYNAREC_RV64] Fixed FCOMP opcode (#1080)Yang Liu2023-11-232-14/+14
* [ARM64_DYNAREC] Some fixes and improvment to various opcodesptitSeb2023-11-235-47/+31
* [ARM64_DYNAREC] Fixed 0F 38 CD opcodeptitSeb2023-11-221-5/+6
* [ARM64_DYNAREC] Added full support for SHA cpu extension, using SHA1/SHA2 ext...ptitSeb2023-11-213-1/+342
* [ARM64_DYNAREC] Added D7 XLAT opcodeptitSeb2023-11-202-0/+11
* [RV64_DYNAREC] Added 64 8F POP & 67 66 89 MOV opcodes (for minipad2.exe) (#1076)Yang Liu2023-11-203-1/+49
* [RV64_DYNAREC] Added FD STD, fixed FC CLD and F3 A4 REP MOVSB (for minipad2) ...Yang Liu2023-11-202-2/+6
* [RV64_DYNAREC] Fixed zbb andn optimization (#1074)Yang Liu2023-11-201-17/+17
* Saved defered flag status when processing signal / foreign functionptitSeb2023-11-171-0/+23
* [ARM64_DYNAREC] Optimized 66 0F A5 ocodeptitSeb2023-11-163-13/+69
* [ARM64_DYNAREC] Optimized 66 0F A4 opcodeptitSeb2023-11-163-11/+70
* [ARM64_DYNAREC] Optimized 0F A5 opcodeptitSeb2023-11-163-7/+70
* [ARM64_DYNAREC] Improved 0F A4 opcodeptitSeb2023-11-161-7/+9
* [ARM64_DYNAREC] Optimized 66 AD opcodeptitSeb2023-11-163-8/+62
* [ARM64_DYNAREC] Optimized 66 AC opcodeptitSeb2023-11-163-11/+65
* [ARM64_DYNAREC] Fixed shrd 32/64bits opcodesptitSeb2023-11-161-5/+5