about summary refs log tree commit diff stats
path: root/src/dynarec (follow)
Commit message (Expand)AuthorAgeFilesLines
* [ARM64_DYNAREC] Small change to AVX.66.0F 7F opcodeptitSeb2025-03-061-3/+3
* [ARM64_DYNAREC] Added unaligned path for AVX.F3.0F 7F opcodeptitSeb2025-03-051-5/+24
* [RV64_DYNAREC] Minor optimizations to sign mask extraction instructions for v...Yang Liu2025-03-042-12/+5
* [RCFILE] Added range gdbjit support (#2414)Yang Liu2025-03-034-5/+5
* [RV64_DYNAREC] Fixed some minor typos (#2406)Yang Liu2025-02-232-4/+2
* [RV64_DYNAREC] Fixed swapCache scratch register usage (#2405)Yang Liu2025-02-231-9/+6
* [ARM64_DYNAREC] Fixed potential issue with SUBSET with a DF still presentptitSeb2025-02-211-1/+1
* [RV64_DYNAREC] Added more opcodes (#2400)Yang Liu2025-02-216-4/+76
* [RV64_DYNAREC] Added more MMX opcodes for vector and fixes too (#2399)Yang Liu2025-02-212-18/+124
* [ARM64_DYNAREC] More work on UD flagsptitSeb2025-02-202-69/+122
* [ARM64_DYNAREC] Fixed a typo in flag computation for PCMPESTRI and BZHI opcodesptitSeb2025-02-202-2/+2
* [ARM64_DYNAREC] Fixed a regression in LOCK XADD opcode (#2394)Yang Liu2025-02-201-0/+1
* [BOX32][INTERP] Added some support for BOUND opcode ([ARM64_DYNAREC] too)ptitSeb2025-02-203-6/+37
* [RCFILE] Added support for perfile dynarec dump (#2393)Yang Liu2025-02-1919-125/+125
* [DYNAREC] Minor optimizations to SHL/SHR Ed, CL fastpath (#2392)Yang Liu2025-02-194-22/+22
* [RV64_DYNAREC] Fixed a regression introduced recently ([LA64_DYNAREC] too) (#...Yang Liu2025-02-182-4/+4
* [RV64_DYNAREC] Small changes to SET_DFNONE to make it safer ([LA64_DYNAREC] t...Yang Liu2025-02-184-10/+14
* [RV64_DYNAREC] Optimized REP MOVSB (#2381)Yang Liu2025-02-183-28/+46
* [ARM64_DYNAREC] More work on UD flagsptitSeb2025-02-175-146/+208
* [INTERP] Added more nops ([DYNAREC] too) (#2378)Yang Liu2025-02-174-0/+4
* [INTERP] Added more nops ([DYNAREC] too) (#2377)Yang Liu2025-02-173-1/+28
* [INTERP] Added 0F 19 NOP opcode ([DYNAREC] too) (#2376)Yang Liu2025-02-173-0/+3
* [ARM64_DYNAREC] Continue work on UD flagsptitSeb2025-02-178-386/+510
* [INTERP] Added 66 0F 19 NOP opcode ([DYNAREC] too) (#2375)Yang Liu2025-02-174-1/+5
* [LA64_DYNAREC] Added more opcodes (#2374)Yang Liu2025-02-173-8/+96
* [DYNAREC] Print decoded instruction mnemonics for missing opcodes if trace en...Yang Liu2025-02-174-61/+65
* [ARM64_DYNAREC] Added more AVX opcodes (#2372)wannacu2025-02-174-5/+84
* [LA64_DYNAREC] Minor optims and fixes to some opcodes (#2371)Yang Liu2025-02-175-28/+127
* [LA64_DYNAREC] Added more SSE4 opcodes (#2370)Yang Liu2025-02-171-0/+29
* [LA64_DYNAREC] Added more opcodes (#2366)Yang Liu2025-02-179-13/+329
* [ARM64_DYNAREC] Improved safeflags=2ptitSeb2025-02-169-107/+219
* [ARM64_DYNAREC] More work on UD flagsptitSeb2025-02-154-239/+212
* [ARM64_DYNAREC] Add some opcodes (#2358)wannacu2025-02-145-3/+167
* [ARM64_DYNAREC] Fixed some issue with DF handling on mayset instructionsptitSeb2025-02-131-12/+14
* [RV64_DYNAREC] Fixed F3 0F 11,12 opcodes for vector (#2356)Yang Liu2025-02-131-2/+2
* [RV64_DYNAREC] Added a fastpath to SHL/SHR CL opcodes (#2355)Yang Liu2025-02-131-1/+25
* [RV64_DYNAREC] Minor optimization to CMOV opcodes (#2354)Yang Liu2025-02-131-5/+15
* [RV64_DYNAREC] Minor fixes and improvements to CMP opcodes (#2353)Yang Liu2025-02-136-21/+26
* [ARM64_DYNAREC] The check on REP MOVSB overlapping memory is done with saflag...ptitSeb2025-02-132-4/+28
* [ARM64_DYNAREC] Added some BMI.0F38 opcodes (#2347)wannacu2025-02-132-2/+113
* [RV64_DYNAREC] Minor fixes and improvements to TEST opcodes (#2352)Yang Liu2025-02-133-14/+61
* [ARM64_DYNAREC] Small optims to AVX.66.0F38 16/18/19/36 opcodesptitSeb2025-02-131-19/+17
* [ARM64_DYNAREC] Fixed LD1R and CBN/CBNZ printerptitSeb2025-02-131-10/+8
* [ARM64_DYNAREC] Fixed regression introduced with b8cc8594f6d9cbe4a47b8a98ba98...ptitSeb2025-02-131-27/+36
* [ARM64_DYNAREC] Fixed some issue with DF and mayset opcodesptitSeb2025-02-121-3/+5
* [ARM64_DYNAREC] Removed obsolete commentptitSeb2025-02-121-1/+1
* [ARM64_DYNAREC] Improved some 66 F0 opcode, especially unaligned pathptitSeb2025-02-122-17/+30
* [ARM64_DYNAREC] Improved many LOCK prefixed opcodes, espcialy unaligned pathptitSeb2025-02-124-104/+211
* [ARM64_DYNAREC] More work on flagptitSeb2025-02-127-575/+452
* fix VPMASKMOV and VMASKMOVP (#2342)ye-yeshun2025-02-121-67/+205