about summary refs log tree commit diff stats
path: root/src/emu/x64runf20f.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* [INTERP] Improved (V)[MIN/MAX][S/P][S/D] opcodesptitSeb2025-04-221-6/+2
* [INTERP] More fixes to INSERTQ/EXTRQ opcodesptitSeb2025-04-211-9/+11
* [INTERP] Better NAN handling for (V)DIV[P/S][S/D] opcodesptitSeb2025-04-211-0/+1
* [INTERP] Added F2 0F BA opcode (for 2547)ptitSeb2025-04-191-1/+1
* Moved emit functions to seperate files from signals.h (#2516)Yang Liu2025-04-091-1/+1
* [INTERP] Better handling of default NAN for a few opcodes, more to comeptitSeb2025-04-031-59/+25
* Moved some emit functions to os.h (#2494)Yang Liu2025-04-021-2/+3
* Introduced box64cpu.h for exported interpreter and dynarec functions (#2490)Yang Liu2025-04-011-1/+0
* [INTERP] Added support for F2 0F A5 opcode, ignoring F2 (for #2459)ptitSeb2025-03-311-0/+8
* [INTERP] Fixed a warningptitSeb2025-03-301-2/+2
* [INTERP] Fixed Interpreter to have new test30 runningptitSeb2025-03-261-0/+33
* [INTERPRETER] Small optim on HADDPS and HSUBPSptitSeb2025-02-061-4/+2
* [ENV] Initial refactor of env variables infrastructure (#2274)Yang Liu2025-01-211-2/+2
* [INTERPRETER] Exposed SSE4a for CPUTYPE=1, implemented all 4 opcodesptitSeb2024-12-271-1/+42
* [RV64] Added nan propagation emulation for interpreter and DynaRec (#2091)Yang Liu2024-11-281-14/+23
* Improve handling of memory protection, and excution bitptitSeb2024-11-041-0/+1
* [INTERP] Fixed overflow checking for convertion opcodes (#1976)Yang Liu2024-10-291-4/+4
* [EMU] [ARM64_DYNAREC] Fix Some Warnings on Clang Compilers (#1757)KreitinnSoftware2024-08-261-2/+2
* [COSIM] Imprroved F2 0F prefixed opcodesptitSeb2024-06-221-25/+25
* Added full SSE 4.2 supportptitSeb2023-10-301-0/+38
* [INTERP] Fix fpu_round (#1030)Yang Liu2023-10-251-3/+16
* [TESTS] Disable compiler optimizations for test17 and some related fixes (#677)Yang Liu2023-04-091-0/+4
* Added back some isnan testing to integer conversion (converting a nan, infini...ptitSeb2023-04-061-2/+2
* [INTERP] Added 66 0F 2B MOVNTPD opcode & fixed some edge cases (#668)Yang Liu2023-04-051-9/+21
* [DYNAREC] Added BOX64_DYNAREC_TEST to run interpeter and dynarec at the same ...ptitSeb2023-03-271-0/+7
* Various small fixes on InterpretorptitSeb2023-02-161-3/+3
* Try to improve precision of SSE Rounding to int conversion ([DYNAREC] too, in...ptitSeb2023-01-281-30/+42
* Added experimental (undocumented) BOX64_SSE_FLUSHTO0 env. var. (not sure it's...ptitSeb2022-12-041-3/+3
* [DYNAREC] Improved BOX64_NODYNAREC effect, and Interpretor->Dynarec on condit...ptitSeb2022-09-251-2/+2
* Chenged Interpretor so RIP is updated on opcode success (better precision for...ptitSeb2022-08-061-4/+4
* Added F2 0F 7D opcodeptitSeb2022-07-251-0/+14
* Better version of F2/F3 0F 1E opcodeptitSeb2022-05-301-0/+5
* Some more NAN bordercase handling ([DYNAREC] too, but made FASTNAN default)ptitSeb2022-04-161-0/+12
* [DYNAREC] Added option to force x87 to use double (ported from box86)ptitSeb2022-04-131-0/+10
* Added more sse2 opcode to test17, and added nan handling to SQRTSD and MULSD ...ptitSeb2022-04-011-1/+10
* Improved CMPSS/CMPSD opcodes, improved test17 ([DYNAREC] too, and improved MI...ptitSeb2021-11-071-3/+3
* Work on CMPSS and CMPSD ([DYNAREC] too)ptitSeb2021-07-061-1/+1
* Added F2 0F D0 opcode ([DYNAREC] too)ptitSeb2021-07-051-0/+10
* Various small mprovments to interpretorptitSeb2021-06-011-0/+1
* Added F2 0F F0 ocpode ([DYNAREC] too)ptitSeb2021-04-111-1/+8
* Added F2 0F 12 opcode ([DYNAREC] too)ptitSeb2021-03-301-0/+6
* [DYNAREC] Added Basic blocks for dynarecptitSeb2021-03-141-4/+0
* Added a bunch of SSE opcodesptitSeb2021-03-131-0/+15
* Added a bunch of SSE2 opcodesptitSeb2021-03-121-5/+93
* Added some SSE2 and x87 opcodesptitSeb2021-03-111-0/+7
* Added a bunch of various opcodesptitSeb2021-03-101-0/+28
* Added some more SSE opcodesptitSeb2021-03-091-0/+26
* Added a bunch of various opcodesptitSeb2021-03-091-0/+6
* Added a few SSE2 opcodesptitSeb2021-03-061-1/+34
* Fixed mod/rm relative computation when opcode have trailing bytesptitSeb2021-03-061-2/+2