about summary refs log tree commit diff stats
path: root/src (follow)
Commit message (Expand)AuthorAgeFilesLines
...
* [RV64_DYNAREC] Added more MMX opcodes for vector and fixes too (#2399)Yang Liu2025-02-212-18/+124
* Made some tweaks to banner and help message (#2397)Yang Liu2025-02-202-25/+28
* Made error logs prefix has red color (#2396)Yang Liu2025-02-202-4/+9
* [ARM64_DYNAREC] More work on UD flagsptitSeb2025-02-202-69/+122
* [ARM64_DYNAREC] Fixed a typo in flag computation for PCMPESTRI and BZHI opcodesptitSeb2025-02-202-2/+2
* [ARM64_DYNAREC] Fixed a regression in LOCK XADD opcode (#2394)Yang Liu2025-02-201-0/+1
* [BOX32][INTERP] Added some support for BOUND opcode ([ARM64_DYNAREC] too)ptitSeb2025-02-205-9/+50
* [BOX32][WRAPPING] Do not convert stream private field of FT_FaceRec structureptitSeb2025-02-191-4/+4
* [RCFILE] Added support for perfile dynarec dump (#2393)Yang Liu2025-02-1919-125/+125
* [DYNAREC] Minor optimizations to SHL/SHR Ed, CL fastpath (#2392)Yang Liu2025-02-194-22/+22
* [CORE] Rework on function hookMangoHud (#2387)Yang Liu2025-02-181-12/+13
* [CORE] Display Box64 version info in mangohud (#2386)Yang Liu2025-02-181-1/+27
* [LA64][WRAPPING][BOX32] Added alt name for libnslptitSeb2025-02-181-0/+4
* [WRAPPER] Display Box64 version in Vulkan driver info (#2385)xctan2025-02-185-1/+47
* [RV64_DYNAREC] Fixed a regression introduced recently ([LA64_DYNAREC] too) (#...Yang Liu2025-02-182-4/+4
* Fixed dlsym_error logs prefix (#2383)Yang Liu2025-02-181-4/+4
* [RV64_DYNAREC] Small changes to SET_DFNONE to make it safer ([LA64_DYNAREC] t...Yang Liu2025-02-184-10/+14
* [RV64_DYNAREC] Optimized REP MOVSB (#2381)Yang Liu2025-02-183-28/+46
* [ARM64_DYNAREC] More work on UD flagsptitSeb2025-02-176-158/+224
* [INTERP] Added more nops ([DYNAREC] too) (#2378)Yang Liu2025-02-175-0/+5
* [INTERP] Added more nops ([DYNAREC] too) (#2377)Yang Liu2025-02-174-1/+35
* [INTERP] Added 0F 19 NOP opcode ([DYNAREC] too) (#2376)Yang Liu2025-02-174-0/+4
* [ARM64_DYNAREC] Continue work on UD flagsptitSeb2025-02-179-397/+539
* [INTERP] Added 66 0F 19 NOP opcode ([DYNAREC] too) (#2375)Yang Liu2025-02-175-1/+6
* [LA64_DYNAREC] Added more opcodes (#2374)Yang Liu2025-02-173-8/+96
* [DYNAREC] Print decoded instruction mnemonics for missing opcodes if trace en...Yang Liu2025-02-174-61/+65
* [ARM64_DYNAREC] Added more AVX opcodes (#2372)wannacu2025-02-174-5/+84
* [LA64_DYNAREC] Minor optims and fixes to some opcodes (#2371)Yang Liu2025-02-175-28/+127
* [LA64_DYNAREC] Added more SSE4 opcodes (#2370)Yang Liu2025-02-171-0/+29
* [LA64_DYNAREC] Added more opcodes (#2366)Yang Liu2025-02-179-13/+329
* [ARM64_DYNAREC] Improved safeflags=2ptitSeb2025-02-169-107/+219
* [ARM64_DYNAREC] More work on UD flagsptitSeb2025-02-154-239/+212
* [ARM64_DYNAREC] Add some opcodes (#2358)wannacu2025-02-145-3/+167
* [ARM64_DYNAREC] Fixed some issue with DF handling on mayset instructionsptitSeb2025-02-131-12/+14
* [COSIM] Print decoded instruction mnemonics if trace enabled (#2357)Yang Liu2025-02-131-8/+15
* [RV64_DYNAREC] Fixed F3 0F 11,12 opcodes for vector (#2356)Yang Liu2025-02-131-2/+2
* [RV64_DYNAREC] Added a fastpath to SHL/SHR CL opcodes (#2355)Yang Liu2025-02-131-1/+25
* [RV64_DYNAREC] Minor optimization to CMOV opcodes (#2354)Yang Liu2025-02-131-5/+15
* [RV64_DYNAREC] Minor fixes and improvements to CMP opcodes (#2353)Yang Liu2025-02-136-21/+26
* [ARM64_DYNAREC] The check on REP MOVSB overlapping memory is done with saflag...ptitSeb2025-02-132-4/+28
* [ARM64_DYNAREC] Added some BMI.0F38 opcodes (#2347)wannacu2025-02-132-2/+113
* [RV64_DYNAREC] Minor fixes and improvements to TEST opcodes (#2352)Yang Liu2025-02-133-14/+61
* [ARM64_DYNAREC] Small optims to AVX.66.0F38 16/18/19/36 opcodesptitSeb2025-02-131-19/+17
* [ARM64_DYNAREC] Fixed LD1R and CBN/CBNZ printerptitSeb2025-02-131-10/+8
* [ARM64_DYNAREC] Fixed regression introduced with b8cc8594f6d9cbe4a47b8a98ba98...ptitSeb2025-02-131-27/+36
* [ARM64_DYNAREC] Fixed some issue with DF and mayset opcodesptitSeb2025-02-121-3/+5
* [COSIM] Added commented way to dumps regs whe printing a differenceptitSeb2025-02-121-0/+1
* Limit to 11 the number of cpuid invalid parameter messageptitSeb2025-02-121-1/+7
* [ARM64_DYNAREC] Removed obsolete commentptitSeb2025-02-121-1/+1
* [ARM64_DYNAREC] Improved some 66 F0 opcode, especially unaligned pathptitSeb2025-02-122-17/+30