1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
|
#define _GNU_SOURCE
#include <stdint.h>
#include <stdio.h>
#include <stdlib.h>
#include <math.h>
#include <fenv.h>
#include <string.h>
#include <signal.h>
#include <sys/types.h>
#include <unistd.h>
#include "debug.h"
#include "box64stack.h"
#include "x64emu.h"
#include "x64emu_private.h"
#include "x64run_private.h"
#include "x64primop.h"
#include "x64trace.h"
#include "x87emu_private.h"
#include "box64context.h"
#include "my_cpuid.h"
#include "bridge.h"
#include "x64shaext.h"
#ifdef DYNAREC
#include "custommem.h"
#include "../dynarec/native_lock.h"
#endif
#include "modrm.h"
static const char* avx_prefix_string(uint16_t p)
{
switch(p) {
case VEX_P_NONE: return "0";
case VEX_P_66: return "66";
case VEX_P_F2: return "F2";
case VEX_P_F3: return "F3";
default: return "??";
}
}
static const char* avx_map_string(uint16_t m)
{
switch(m) {
case VEX_M_NONE: return "0";
case VEX_M_0F: return "0F";
case VEX_M_0F38: return "0F38";
case VEX_M_0F3A: return "0F3A";
default: return "??";
}
}
#ifdef TEST_INTERPRETER
uintptr_t Test67AVX(x64test_t *test, vex_t vex, uintptr_t addr)
#else
uintptr_t Run67AVX(x64emu_t *emu, vex_t vex, uintptr_t addr)
#endif
{
uint8_t opcode;
uint8_t nextop;
uint8_t tmp8u;
int8_t tmp8s;
int32_t tmp32s, tmp32s2;
uint32_t tmp32u, tmp32u2;
uint64_t tmp64u, tmp64u2;
int64_t tmp64s;
reg64_t *oped, *opgd, *opvd;
sse_regs_t *opex, *opgx, *opvx, eax1;
sse_regs_t *opey, *opgy, *opvy, eay1;
#ifdef TEST_INTERPRETER
x64emu_t *emu = test->emu;
#endif
opcode = F8;
rex_t rex = vex.rex;
if( (vex.m==VEX_M_0F38) && (vex.p==VEX_P_F2)) {
switch(opcode) {
case 0xF6: /* MULX Gd, Vd, Ed (,RDX) */
nextop = F8;
GETED32(0);
GETGD;
GETVD;
if(rex.w) {
unsigned __int128 res = (unsigned __int128)R_RDX * ED->q[0];
VD->q[0] = res&0xFFFFFFFFFFFFFFFFLL;
GD->q[0] = res>>64;
} else {
tmp64u = (uint64_t)R_EDX * ED->dword[0];
VD->q[0] = tmp64u&0xFFFFFFFF;
GD->q[0] = tmp64u>>32;
}
break;
default: addr = 0;
}
} else if ((vex.m==VEX_M_0F) && (vex.p==VEX_P_66)) {
switch(opcode) {
case 0xD6: /* VMOVQ Ex, Gx */
nextop = F8;
GETEX32(0);
GETGX;
EX->q[0] = GX->q[0];
if(MODREG) {
EX->q[1] = 0;
GETEY;
EY->u128 = 0;
}
break;
default: addr = 0;
}
} else addr = 0;
if(!addr)
printf_log(LOG_INFO, "Unimplemented 67 AVX opcode size %d prefix %s map %s opcode %02X ", 128<<vex.l, avx_prefix_string(vex.p), avx_map_string(vex.m), opcode);
return addr;
}
|