1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
|
ucomiss 1.000000, 2.000000 => 0x202
ucomiss 2.000000, 1.000000 => 0x203
ucomiss 1.000000, inf => 0x202
ucomiss inf, 1.000000 => 0x203
ucomiss 1.000000, -inf => 0x203
ucomiss -inf, 1.000000 => 0x202
ucomiss 1.000000, nan => 0x247
ucomiss nan, 1.000000 => 0x247
ucomiss 1.000000, 1.000000 => 0x242
ucomiss inf, inf => 0x242
ucomiss nan, nan => 0x247
ucomisd 1.000000, 2.000000 => 0x202
ucomisd 2.000000, 1.000000 => 0x203
ucomisd 1.000000, inf => 0x202
ucomisd inf, 1.000000 => 0x203
ucomisd 1.000000, -inf => 0x203
ucomisd -inf, 1.000000 => 0x202
ucomisd 1.000000, nan => 0x247
ucomisd nan, 1.000000 => 0x247
ucomisd 1.000000, 1.000000 => 0x242
ucomisd inf, inf => 0x242
ucomisd nan, nan => 0x247
cmpsd 1.000000, 2.000000, 0 => 0x0
cmpsd 2.000000, 1.000000, 0 => 0x0
cmpsd 1.000000, inf, 0 => 0x0
cmpsd inf, 1.000000, 0 => 0x0
cmpsd 1.000000, -inf, 0 => 0x0
cmpsd -inf, 1.000000, 0 => 0x0
cmpsd 1.000000, nan, 0 => 0x0
cmpsd nan, 1.000000, 0 => 0x0
cmpsd 1.000000, 1.000000, 0 => 0xffffffffffffffff
cmpsd inf, inf, 0 => 0xffffffffffffffff
cmpsd nan, nan, 0 => 0x0
cmpsd 1.000000, 2.000000, 1 => 0xffffffffffffffff
cmpsd 2.000000, 1.000000, 1 => 0x0
cmpsd 1.000000, inf, 1 => 0xffffffffffffffff
cmpsd inf, 1.000000, 1 => 0x0
cmpsd 1.000000, -inf, 1 => 0x0
cmpsd -inf, 1.000000, 1 => 0xffffffffffffffff
cmpsd 1.000000, nan, 1 => 0x0
cmpsd nan, 1.000000, 1 => 0x0
cmpsd 1.000000, 1.000000, 1 => 0x0
cmpsd inf, inf, 1 => 0x0
cmpsd nan, nan, 1 => 0x0
cmpsd 1.000000, 2.000000, 2 => 0xffffffffffffffff
cmpsd 2.000000, 1.000000, 2 => 0x0
cmpsd 1.000000, inf, 2 => 0xffffffffffffffff
cmpsd inf, 1.000000, 2 => 0x0
cmpsd 1.000000, -inf, 2 => 0x0
cmpsd -inf, 1.000000, 2 => 0xffffffffffffffff
cmpsd 1.000000, nan, 2 => 0x0
cmpsd nan, 1.000000, 2 => 0x0
cmpsd 1.000000, 1.000000, 2 => 0xffffffffffffffff
cmpsd inf, inf, 2 => 0xffffffffffffffff
cmpsd nan, nan, 2 => 0x0
cmpsd 1.000000, 2.000000, 3 => 0x0
cmpsd 2.000000, 1.000000, 3 => 0x0
cmpsd 1.000000, inf, 3 => 0x0
cmpsd inf, 1.000000, 3 => 0x0
cmpsd 1.000000, -inf, 3 => 0x0
cmpsd -inf, 1.000000, 3 => 0x0
cmpsd 1.000000, nan, 3 => 0xffffffffffffffff
cmpsd nan, 1.000000, 3 => 0xffffffffffffffff
cmpsd 1.000000, 1.000000, 3 => 0x0
cmpsd inf, inf, 3 => 0x0
cmpsd nan, nan, 3 => 0xffffffffffffffff
cmpsd 1.000000, 2.000000, 4 => 0xffffffffffffffff
cmpsd 2.000000, 1.000000, 4 => 0xffffffffffffffff
cmpsd 1.000000, inf, 4 => 0xffffffffffffffff
cmpsd inf, 1.000000, 4 => 0xffffffffffffffff
cmpsd 1.000000, -inf, 4 => 0xffffffffffffffff
cmpsd -inf, 1.000000, 4 => 0xffffffffffffffff
cmpsd 1.000000, nan, 4 => 0xffffffffffffffff
cmpsd nan, 1.000000, 4 => 0xffffffffffffffff
cmpsd 1.000000, 1.000000, 4 => 0x0
cmpsd inf, inf, 4 => 0x0
cmpsd nan, nan, 4 => 0xffffffffffffffff
cmpsd 1.000000, 2.000000, 5 => 0x0
cmpsd 2.000000, 1.000000, 5 => 0xffffffffffffffff
cmpsd 1.000000, inf, 5 => 0x0
cmpsd inf, 1.000000, 5 => 0xffffffffffffffff
cmpsd 1.000000, -inf, 5 => 0xffffffffffffffff
cmpsd -inf, 1.000000, 5 => 0x0
cmpsd 1.000000, nan, 5 => 0xffffffffffffffff
cmpsd nan, 1.000000, 5 => 0xffffffffffffffff
cmpsd 1.000000, 1.000000, 5 => 0xffffffffffffffff
cmpsd inf, inf, 5 => 0xffffffffffffffff
cmpsd nan, nan, 5 => 0xffffffffffffffff
cmpsd 1.000000, 2.000000, 6 => 0x0
cmpsd 2.000000, 1.000000, 6 => 0xffffffffffffffff
cmpsd 1.000000, inf, 6 => 0x0
cmpsd inf, 1.000000, 6 => 0xffffffffffffffff
cmpsd 1.000000, -inf, 6 => 0xffffffffffffffff
cmpsd -inf, 1.000000, 6 => 0x0
cmpsd 1.000000, nan, 6 => 0xffffffffffffffff
cmpsd nan, 1.000000, 6 => 0xffffffffffffffff
cmpsd 1.000000, 1.000000, 6 => 0x0
cmpsd inf, inf, 6 => 0x0
cmpsd nan, nan, 6 => 0xffffffffffffffff
cmpsd 1.000000, 2.000000, 7 => 0xffffffffffffffff
cmpsd 2.000000, 1.000000, 7 => 0xffffffffffffffff
cmpsd 1.000000, inf, 7 => 0xffffffffffffffff
cmpsd inf, 1.000000, 7 => 0xffffffffffffffff
cmpsd 1.000000, -inf, 7 => 0xffffffffffffffff
cmpsd -inf, 1.000000, 7 => 0xffffffffffffffff
cmpsd 1.000000, nan, 7 => 0x0
cmpsd nan, 1.000000, 7 => 0x0
cmpsd 1.000000, 1.000000, 7 => 0xffffffffffffffff
cmpsd inf, inf, 7 => 0xffffffffffffffff
cmpsd nan, nan, 7 => 0x0
cvtsd2si 1.000000 => 0x1
cvtsd2si 1.490000 => 0x1
cvtsd2si 1.500000 => 0x2
cvtsd2si 1.510000 => 0x2
cvtsd2si -1.000000 => 0xffffffffffffffff
cvtsd2si -1.490000 => 0xffffffffffffffff
cvtsd2si -1.500000 => 0xfffffffffffffffe
cvtsd2si -1.510000 => 0xfffffffffffffffe
cvtsd2si 1e+300 => 0x8000000000000000
cvtsd2si -1e+300 => 0x8000000000000000
cvtsd2si inf => 0x8000000000000000
cvtsd2si -inf => 0x8000000000000000
cvtsd2si nan => 0x8000000000000000
cvtsd2si -0.000000 => 0x0
MMX RoundMode = 0
cvtsd2si 1.000000 => 0x1
cvtsd2si 1.490000 => 0x1
cvtsd2si 1.500000 => 0x2
cvtsd2si 1.510000 => 0x2
cvtsd2si -1.000000 => 0xffffffffffffffff
cvtsd2si -1.490000 => 0xffffffffffffffff
cvtsd2si -1.500000 => 0xfffffffffffffffe
cvtsd2si -1.510000 => 0xfffffffffffffffe
cvtsd2si 1e+300 => 0x8000000000000000
cvtsd2si -1e+300 => 0x8000000000000000
cvtsd2si inf => 0x8000000000000000
cvtsd2si -inf => 0x8000000000000000
cvtsd2si nan => 0x8000000000000000
cvtsd2si -0.000000 => 0x0
MMX RoundMode = 1
cvtsd2si 1.000000 => 0x1
cvtsd2si 1.490000 => 0x1
cvtsd2si 1.500000 => 0x1
cvtsd2si 1.510000 => 0x1
cvtsd2si -1.000000 => 0xffffffffffffffff
cvtsd2si -1.490000 => 0xfffffffffffffffe
cvtsd2si -1.500000 => 0xfffffffffffffffe
cvtsd2si -1.510000 => 0xfffffffffffffffe
cvtsd2si 1e+300 => 0x8000000000000000
cvtsd2si -1e+300 => 0x8000000000000000
cvtsd2si inf => 0x8000000000000000
cvtsd2si -inf => 0x8000000000000000
cvtsd2si nan => 0x8000000000000000
cvtsd2si -0.000000 => 0x0
MMX RoundMode = 2
cvtsd2si 1.000000 => 0x1
cvtsd2si 1.490000 => 0x2
cvtsd2si 1.500000 => 0x2
cvtsd2si 1.510000 => 0x2
cvtsd2si -1.000000 => 0xffffffffffffffff
cvtsd2si -1.490000 => 0xffffffffffffffff
cvtsd2si -1.500000 => 0xffffffffffffffff
cvtsd2si -1.510000 => 0xffffffffffffffff
cvtsd2si 1e+300 => 0x8000000000000000
cvtsd2si -1e+300 => 0x8000000000000000
cvtsd2si inf => 0x8000000000000000
cvtsd2si -inf => 0x8000000000000000
cvtsd2si nan => 0x8000000000000000
cvtsd2si -0.000000 => 0x0
MMX RoundMode = 3
cvtsd2si 1.000000 => 0x1
cvtsd2si 1.490000 => 0x1
cvtsd2si 1.500000 => 0x1
cvtsd2si 1.510000 => 0x1
cvtsd2si -1.000000 => 0xffffffffffffffff
cvtsd2si -1.490000 => 0xffffffffffffffff
cvtsd2si -1.500000 => 0xffffffffffffffff
cvtsd2si -1.510000 => 0xffffffffffffffff
cvtsd2si 1e+300 => 0x8000000000000000
cvtsd2si -1e+300 => 0x8000000000000000
cvtsd2si inf => 0x8000000000000000
cvtsd2si -inf => 0x8000000000000000
cvtsd2si nan => 0x8000000000000000
cvtsd2si -0.000000 => 0x0
|