diff options
| author | Christian Krinitsin <mail@krinitsin.com> | 2025-07-03 16:27:09 +0000 |
|---|---|---|
| committer | Christian Krinitsin <mail@krinitsin.com> | 2025-07-03 16:27:09 +0000 |
| commit | 4d9e26c0333abd39bdbd039dcdb30ed429c475ba (patch) | |
| tree | 4010d5fb3e8bc48c110a2c1ff2a16b8648cb86bb /results/classifier/accel-gemma3:12b/kvm/2663 | |
| parent | 5541099586dbd6018574cb44e1934907c121526f (diff) | |
| download | emulator-bug-study-4d9e26c0333abd39bdbd039dcdb30ed429c475ba.tar.gz emulator-bug-study-4d9e26c0333abd39bdbd039dcdb30ed429c475ba.zip | |
add gemma accelerator classification results
Diffstat (limited to 'results/classifier/accel-gemma3:12b/kvm/2663')
| -rw-r--r-- | results/classifier/accel-gemma3:12b/kvm/2663 | 8 |
1 files changed, 8 insertions, 0 deletions
diff --git a/results/classifier/accel-gemma3:12b/kvm/2663 b/results/classifier/accel-gemma3:12b/kvm/2663 new file mode 100644 index 00000000..f2bcd7d2 --- /dev/null +++ b/results/classifier/accel-gemma3:12b/kvm/2663 @@ -0,0 +1,8 @@ + +powerpc: for 6xx,7xx,74xx msr and srr1 are not set correctly on exception +Description of problem: +When an exception is raised, qemu does not set bits in SRR1 and MSR correctly. + +This causes some operating systems to not work, in particular early little endian ones like Windows NT. +Additional information: +The following patch changes the MSR and SRR1 bit settings on exception to what is mentioned in the various user manuals for the 6xx, 7xx and 74xx series (6xx and 7xx are effectively identical, 74xx has some additional changes): [exception_msr.patch](/uploads/aae17dd35f0f0e72b831243fcfd0c416/exception_msr.patch) |