summaryrefslogtreecommitdiffstats
path: root/results/classifier/deepseek-2-tmp/output/mistranslation/1663287
diff options
context:
space:
mode:
authorChristian Krinitsin <mail@krinitsin.com>2025-07-03 07:27:52 +0000
committerChristian Krinitsin <mail@krinitsin.com>2025-07-03 07:27:52 +0000
commitd0c85e36e4de67af628d54e9ab577cc3fad7796a (patch)
treef8f784b0f04343b90516a338d6df81df3a85dfa2 /results/classifier/deepseek-2-tmp/output/mistranslation/1663287
parent7f4364274750eb8cb39a3e7493132fca1c01232e (diff)
downloademulator-bug-study-d0c85e36e4de67af628d54e9ab577cc3fad7796a.tar.gz
emulator-bug-study-d0c85e36e4de67af628d54e9ab577cc3fad7796a.zip
add deepseek and gemma results
Diffstat (limited to 'results/classifier/deepseek-2-tmp/output/mistranslation/1663287')
-rw-r--r--results/classifier/deepseek-2-tmp/output/mistranslation/166328722
1 files changed, 0 insertions, 22 deletions
diff --git a/results/classifier/deepseek-2-tmp/output/mistranslation/1663287 b/results/classifier/deepseek-2-tmp/output/mistranslation/1663287
deleted file mode 100644
index 0af901d8..00000000
--- a/results/classifier/deepseek-2-tmp/output/mistranslation/1663287
+++ /dev/null
@@ -1,22 +0,0 @@
-
-Illegal delay slot code causes abort on mips64
-
-During some randomised testing of an experimental MIPS implementation I found an instruction sequence that also causes aborts on mainline qemu's MIPS support. The problem is triggered by an MSA branch instruction appearing in a delay slot when emulating a processor without MSA support.
-
-For example, with the current repository HEAD (f073cd3a2bf1054135271b837c58a7da650dd84b) configured for mips64-softmmu, if I run the attached binary using
-
- mips64-softmmu/qemu-system-mips64 -bios ../abort2.bin -machine mipssim -nographic
-
-it will report
-
- unknown branch 0x13000
- Aborted (core dumped)
-
-The binary contains the following two instructions:
-
- 00200008 jr at
- 47081e61 bz.b w8,0xffffffffbfc0798c
-
-The jr sets up a jump, and hflags is set accordingly in gen_compute_branch (in target/mips/translate.c). When processing the bz.b, check_insn generates an exception because the instruction isn't support, but gen_msa_branch skips the usual delay slot check for the same reason, and sets more bits in hflags, leading to an abort in gen_branch because the hflags are now invalid.
-
-I suspect the best fix is to remove the instruction set condition from the delay slot check in gen_msa_branch. \ No newline at end of file