summaryrefslogtreecommitdiffstats
path: root/results/classifier/gemma3:12b/device/893367
diff options
context:
space:
mode:
authorChristian Krinitsin <mail@krinitsin.com>2025-07-03 07:27:52 +0000
committerChristian Krinitsin <mail@krinitsin.com>2025-07-03 07:27:52 +0000
commitd0c85e36e4de67af628d54e9ab577cc3fad7796a (patch)
treef8f784b0f04343b90516a338d6df81df3a85dfa2 /results/classifier/gemma3:12b/device/893367
parent7f4364274750eb8cb39a3e7493132fca1c01232e (diff)
downloademulator-bug-study-d0c85e36e4de67af628d54e9ab577cc3fad7796a.tar.gz
emulator-bug-study-d0c85e36e4de67af628d54e9ab577cc3fad7796a.zip
add deepseek and gemma results
Diffstat (limited to 'results/classifier/gemma3:12b/device/893367')
-rw-r--r--results/classifier/gemma3:12b/device/89336711
1 files changed, 11 insertions, 0 deletions
diff --git a/results/classifier/gemma3:12b/device/893367 b/results/classifier/gemma3:12b/device/893367
new file mode 100644
index 00000000..945822d5
--- /dev/null
+++ b/results/classifier/gemma3:12b/device/893367
@@ -0,0 +1,11 @@
+
+HPET supports only one IRQ
+
+The emulated HPET only supports triggering IRQ 2. Since MSIs are by default disabled, this severely limits the usefulness of the HPET as only one timer block can effectively be used (otherwise they would share IRQ 2). Ideally, the HPET should support as much timer blocks as CPUs and each timer block can be driven by a different IRQ.
+
+TIMER: HPET at fed00000 -> 0xbf500000.
+TIMER: HPET vendor 8086 revision 01: LEGACY 64BIT
+TIMER: HPET: cap 8086a201 config 0 period 10000000
+TIMER: HPET Timer[0]: config 30 int 4
+TIMER: HPET Timer[1]: config 30 int 4
+TIMER: HPET Timer[2]: config 30 int 4 \ No newline at end of file