1 files changed, 0 insertions, 22 deletions

diff --git a/gitlab/issues/target_riscv/host_missing/accel_TCG/2259.toml b/gitlab/issues/target_riscv/host_missing/accel_TCG/2259.toml
deleted file mode 100644
index 86680fb2..00000000
--- a/gitlab/issues/target_riscv/host_missing/accel_TCG/2259.toml
+++ /dev/null
@@ -1,22 +0,0 @@
-id = 2259
-title = "The cause code of a trap changes when qemu is nested in another qemu"
-state = "opened"
-created_at = "2024-04-01T12:11:11.116Z"
-closed_at = "n/a"
-labels = ["accel: TCG", "target: riscv"]
-url = "https://gitlab.com/qemu-project/qemu/-/issues/2259"
-host-os = "Ubuntu"
-host-arch = "x86"
-qemu-version = "7.2"
-guest-os = "Ubuntu"
-guest-arch = "RiscV64"
-description = """I am studying the feasibility of doing some practical work on RISCV plates. Since I don't have these boards yet, I'm emulating it with qemu. The practice in turn consists of launching with qemu a very small operating system with two tasks that make a series of system calls.
-
-When I run this practice on my host it works correctly, but when I run it on an Ubuntu emulated in riscv with qemu, the cause code for the trap changes (the first bit of the code).
-
-The demo can be found in this repository: https://github.com/Sft570/qemu-bug-report"""
-reproduce = """1. Clone the repository on the host and run the demo with "make qemu"
-2. Emulate with qemu ubuntu in riscv, clone the repository and run the demo with "make qemu".
-
-The error displayed shows the change of the cause code bit. You can analyze its behavior in the trap.c file in the src folder."""
-additional = """"""