summary refs log tree commit diff stats
path: root/results/scraper/fex/761
diff options
context:
space:
mode:
Diffstat (limited to 'results/scraper/fex/761')
-rw-r--r--results/scraper/fex/76110
1 files changed, 10 insertions, 0 deletions
diff --git a/results/scraper/fex/761 b/results/scraper/fex/761
new file mode 100644
index 00000000..a1351f0e
--- /dev/null
+++ b/results/scraper/fex/761
@@ -0,0 +1,10 @@
+Implement Intel style cross-cacheline atomics with ARM TME
+We don't currently have a CPU architecture that supports TME but we should track this.

+Any atomic operation that crosses a cacheline will fault on ARM.

+We then need to do two CAS loops to implement this.

+Problem is that this can tear.

+

+Intel works around this problem by supporting "Split locks"

+AMD should also just tear in this situation.

+

+Once we have an architecture that supports TME, use it to hold ownership of both sides of the cacheline and do the ops to ensure no tearing.
\ No newline at end of file