blob: db29d569c6a53069d8500c16a2b3db740b2249fd (
plain) (
blame)
1
2
3
4
5
6
7
8
|
hw/pci-host/designware.c incorrect write to DESIGNWARE_PCIE_ATU_UPPER_TARGET register
Description of problem:
I think this is a obvious bug
https://gitlab.com/qemu-project/qemu/-/blob/master/hw/pci-host/designware.c?ref_type=heads#L374
Write to register DESIGNWARE_PCIE_ATU_UPPER_TARGET, val should be shifted left to update upper 32 bit part.
|