blob: 039f9d78406c4019d0bd49d88285b4d6a107e178 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
|
Qemu 3.1.0 risc-v mie.MEIE
Hello all,
There is a bug in qemu for Risc-v, related to the mie register: when we try to set the MEIE bit (11) nothing is done, even when we are running at machine mode.
Li a0 , 1 << 11
Csrs mie , a0
And when we read mie it is as though nothing was done.
Going through the qemu source code I was able to correct it: on file op_helper.c, line 94, the variable all_ints should be initialized with:
uint64_t all_ints = delegable_ints | MIP_MSIP | MIP_MTIP | MIP_MEIP;
That is, the MIP_MEIP was missing.
I've successfully triggered uart interrupts with this patch (virt machine).
All the best,
Pharos team
|