blob: 2926d630865ab27b2a642474e4a3ed42efcc9cfb (
plain) (
blame)
1
2
3
|
instruction
The issue pertains to how specific SSE/SSE2/SSE3 instructions handle NaN values differently in QEMU compared to an actual CPU, as described by the Intel manual. This is indicative of a problem at the instruction implementation level rather than with system calls or runtime execution in general.
|