blob: f3f085c9491d80dde87bac8fe8190ad345ba4800 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
|
device: 0.872
graphic: 0.721
instruction: 0.686
vnc: 0.666
mistranslation: 0.649
network: 0.614
socket: 0.464
semantic: 0.354
boot: 0.187
assembly: 0.165
KVM: 0.115
other: 0.111
Incorrect RNG_CTRL and RNG_DATA_OUTPUT register offets for Aspeed AST2600 A3
Description of problem:
hw/misc/aspeed_scu.c has the following lines:
#define AST2600_RNG_CTRL TO_REG(0x524)
#define AST2600_RNG_DATA TO_REG(0x540)
The Datasheet for the AST2600 A3 lists the offsets as 0x520 for RNG_CTRL and 0x524 for RNG_DATA. I can confirm that these addresses are correct on the hardware. I don't know if the offsets changed from a previous revision, but since qemu fills the SILICON_REV register with the AST2600_A3_SILICON_REV value for the AST2600, it makes sense to me that it would use the A3 register offsets.
Steps to reproduce:
1.
2.
3.
Additional information:
|
