blob: 2b2cb8c0a25f021d24aebbadf474976e8df5dca1 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
|
device: 0.877
graphic: 0.860
files: 0.832
network: 0.814
vnc: 0.739
performance: 0.733
socket: 0.687
other: 0.667
semantic: 0.467
boot: 0.421
PID: 0.401
debug: 0.365
KVM: 0.335
permissions: 0.333
hw/pci-host/designware.c incorrect write to DESIGNWARE_PCIE_ATU_UPPER_TARGET register
Description of problem:
I think this is a obvious bug
https://gitlab.com/qemu-project/qemu/-/blob/master/hw/pci-host/designware.c?ref_type=heads#L374
Write to register DESIGNWARE_PCIE_ATU_UPPER_TARGET, val should be shifted left to update upper 32 bit part.
|