blob: f917ee603b1a2626b31461ab256083ab99066aef (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
|
ppc: 0.996
architecture: 0.991
device: 0.933
files: 0.821
kernel: 0.749
network: 0.722
performance: 0.712
register: 0.686
arm: 0.677
graphic: 0.662
x86: 0.660
semantic: 0.641
i386: 0.620
debug: 0.588
socket: 0.547
vnc: 0.544
risc-v: 0.486
boot: 0.466
user-level: 0.361
permissions: 0.352
VMM: 0.351
peripherals: 0.349
hypervisor: 0.346
PID: 0.318
mistranslation: 0.252
virtual: 0.237
TCG: 0.186
assembly: 0.158
KVM: 0.151
powerpc: for 6xx,7xx,74xx msr and srr1 are not set correctly on exception
Description of problem:
When an exception is raised, qemu does not set bits in SRR1 and MSR correctly.
This causes some operating systems to not work, in particular early little endian ones like Windows NT.
Additional information:
The following patch changes the MSR and SRR1 bit settings on exception to what is mentioned in the various user manuals for the 6xx, 7xx and 74xx series (6xx and 7xx are effectively identical, 74xx has some additional changes): [exception_msr.patch](/uploads/aae17dd35f0f0e72b831243fcfd0c416/exception_msr.patch)
|