about summary refs log tree commit diff stats
path: root/example/expression/solve_condition_stp.py (follow)
Commit message (Collapse)AuthorAgeFilesLines
* Fixed incorrect path in solve_condition_stpIvan “CLOVIS” Canet2022-03-211-13/+12
|
* Rename ira => LifterModelCallFabrice Desclaux2020-12-241-13/+13
|
* Avoid generate default locationdbFabrice Desclaux2020-08-311-5/+8
|
* Rename miasm2 to miasmFabrice Desclaux2019-03-051-8/+8
|
* Support python2/python3Fabrice Desclaux2019-03-051-18/+21
|
* Updt example apiFabrice Desclaux2018-12-101-6/+3
|
* Expresion: use ExprAssign instead of ExprAffFabrice Desclaux2018-10-011-2/+2
| | | | | | ExprAff stands for (in french) "Expression affectation" We will now use ExprAssign (for Expression Assignment) (instead of ExprAss)
* IR: gen ircfg from ir_archFabrice Desclaux2018-07-051-7/+6
|
* IR: remove default regs_init for symbexecFabrice Desclaux2018-07-051-7/+20
|
* Update symbol_pool's deprecated API -> LocationDBAjax2018-07-031-4/+4
|
* symbol_pool -> loc_dbAjax2018-07-031-7/+7
|
* Core: replace AsmLabel by LocKeyFabrice Desclaux2018-06-091-10/+9
|
* Expr: Add new word ExprLocFabrice Desclaux2018-06-081-17/+15
| | | | | This word represents a location in the binary. Thus, the hack of ExprId containing an AsmLabel ends here.
* Core: updt parser structureFabrice Desclaux2018-05-141-32/+14
|
* Symbexec: use hashtable for mem symbolsFabrice Desclaux2018-03-151-4/+4
|
* Expression: no default size for ExprIdFabrice Desclaux2018-02-091-1/+1
|
* Expression: use stp translatorFabrice Desclaux2018-01-111-118/+95
|
* Symbexec: add get_blockFabrice Desclaux2017-08-081-16/+1
|
* Asmblock: rename blocFabrice Desclaux2017-07-071-1/+1
|
* IR: rename add_blocFabrice Desclaux2017-07-071-2/+2
|
* IR: rename get_blocFabrice Desclaux2017-07-071-1/+1
|
* Remove PYTHONSTARTUP in end-user scriptsAjax2017-04-241-6/+0
|
* Replace ExprInt[num](x) -> ExprInt(x, num)Ajax2017-03-301-1/+2
|
* Core/asmbloc: move asmbloc to asmblockFabrice Desclaux2017-03-131-5/+5
|
* Asmbloc: rename asm_label to AsmLabelFabrice Desclaux2017-03-131-4/+4
|
* All: rename vars bloc -> blockFabrice Desclaux2017-03-131-11/+11
|
* IR: rename blocs to blocksFabrice Desclaux2017-03-131-3/+3
|
* IR/Symbexec: rename symbexec to SymbolicExecutionEngineFabrice Desclaux2017-03-131-4/+4
|
* Core/cpu: change ParseAst nameFabrice Desclaux2017-02-131-1/+1
|
* Expr: Remove exprint_fromFabrice Desclaux2016-12-231-4/+4
|
* BasicBlocks: update examples with the new APIAjax2016-01-261-1/+1
|
* Example: move output .txt to .dotAjax2015-11-091-2/+2
|
* Example/Expr: reorganize importsAjax2015-11-061-6/+5
|
* Example/Expr: unused importAjax2015-11-061-1/+0
|
* Core/parse_asm: update parse_txt API useserpilliere2015-10-291-1/+1
|
* Parse_asm: generate asm_label on symbol parsingFabrice Desclaux2015-04-011-5/+6
| | | | | | | For an unknown symbol, instead of generating ExprId('toto'), it will generate ExprId(asm_label('toto')). As label is generated in the architecture, this label must be catched in the parse_asm module to be inserted in the current symbol_pool.
* Modify irbloc destination mecanism. Rework API in consequence.Fabrice Desclaux2014-09-051-17/+20
| | | | | | | | | | Fat patch here: some API have changed. Each irbloc now affects a special "IRDst" register which is used to describe the destination irbloc. It allows simple description of architectures using delay slots. Architectures semantic and tcc/python jitter are modified in consequence. LLVM jitter is disabled for now, but should be patch soon.
* Miasm v2serpilliere2014-06-031-0/+245
* API has changed, so old scripts need updates * See example for API usage * Use tcc or llvm for jit emulation * Go to test and run test_all.py to check install Enjoy !