1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
|
#! /usr/bin/env python2
import sys
from asm_test import Asm_Test_16, Asm_Test_32
from miasm.core.utils import pck16, pck32
def init_regs(test):
test.myjit.cpu.EAX = 0x11111111
test.myjit.cpu.EBX = 0x22222222
test.myjit.cpu.ECX = 0x33333333
test.myjit.cpu.EDX = 0x44444444
test.myjit.cpu.ESI = 0x55555555
test.myjit.cpu.EDI = 0x66666666
test.myjit.cpu.EBP = 0x77777777
test.stk_origin = test.myjit.cpu.ESP
class Test_PUSHAD_32(Asm_Test_32):
MYSTRING = "test pushad 32"
def prepare(self):
self.loc_db.add_location("lbl_ret", self.ret_addr)
def test_init(self):
init_regs(self)
self.buf = b""
for reg_name in reversed(["EAX", "ECX",
"EDX", "EBX",
"ESP", "EBP",
"ESI", "EDI"]):
self.buf += pck32(getattr(self.myjit.cpu, reg_name))
TXT = '''
main:
PUSHAD
JMP lbl_ret
'''
def check(self):
assert self.myjit.cpu.ESP == self.stk_origin - 0x4 * 8
buf = self.myjit.vm.get_mem(self.myjit.cpu.ESP, 0x4 * 8)
assert(buf == self.buf)
class Test_PUSHA_32(Asm_Test_32):
MYSTRING = "test pusha 32"
def prepare(self):
self.loc_db.add_location("lbl_ret", self.ret_addr)
def test_init(self):
init_regs(self)
self.buf = b""
for reg_name in reversed(["AX", "CX",
"DX", "BX",
"SP", "BP",
"SI", "DI"]):
self.buf += pck16(getattr(self.myjit.cpu, reg_name))
TXT = '''
main:
PUSHA
JMP lbl_ret
'''
def check(self):
assert self.myjit.cpu.ESP == self.stk_origin - 0x2 * 8
buf = self.myjit.vm.get_mem(self.myjit.cpu.ESP, 0x2 * 8)
assert(buf == self.buf)
class Test_PUSHA_16(Asm_Test_16):
MYSTRING = "test pusha 16"
def prepare(self):
self.loc_db.add_location("lbl_ret", self.ret_addr)
def test_init(self):
init_regs(self)
self.buf = b""
for reg_name in reversed(["AX", "CX",
"DX", "BX",
"SP", "BP",
"SI", "DI"]):
self.buf += pck16(getattr(self.myjit.cpu, reg_name))
TXT = '''
main:
PUSHA
JMP lbl_ret
'''
def check(self):
assert self.myjit.cpu.ESP == self.stk_origin - 0x2 * 8
buf = self.myjit.vm.get_mem(self.myjit.cpu.SP, 0x2 * 8)
assert(buf == self.buf)
class Test_PUSHAD_16(Asm_Test_16):
MYSTRING = "test pushad 16"
def prepare(self):
self.loc_db.add_location("lbl_ret", self.ret_addr)
def test_init(self):
init_regs(self)
self.buf = b""
for reg_name in reversed(["EAX", "ECX",
"EDX", "EBX",
"ESP", "EBP",
"ESI", "EDI"]):
self.buf += pck32(getattr(self.myjit.cpu, reg_name))
TXT = '''
main:
PUSHAD
JMP lbl_ret
'''
def check(self):
assert self.myjit.cpu.ESP == self.stk_origin - 0x4 * 8
buf = self.myjit.vm.get_mem(self.myjit.cpu.SP, 0x4 * 8)
assert(buf == self.buf)
class Test_PUSH_mode32_32(Asm_Test_32):
MYSTRING = "test push mode32 32"
def prepare(self):
self.loc_db.add_location("lbl_ret", self.ret_addr)
def test_init(self):
init_regs(self)
self.buf = b""
self.buf += pck32(0x11223344)
TXT = '''
main:
PUSH 0x11223344
JMP lbl_ret
'''
def check(self):
assert self.myjit.cpu.ESP == self.stk_origin - 0x4
buf = self.myjit.vm.get_mem(self.myjit.cpu.ESP, 0x4)
assert(buf == self.buf)
class Test_PUSH_mode32_16(Asm_Test_32):
MYSTRING = "test push mode32 16"
def prepare(self):
self.loc_db.add_location("lbl_ret", self.ret_addr)
def test_init(self):
init_regs(self)
self.buf = b""
self.buf += pck16(0x1122)
TXT = '''
main:
PUSHW 0x1122
JMP lbl_ret
'''
def check(self):
assert self.myjit.cpu.ESP == self.stk_origin - 0x2
buf = self.myjit.vm.get_mem(self.myjit.cpu.ESP, 0x2)
assert(buf == self.buf)
class Test_PUSH_mode16_16(Asm_Test_16):
MYSTRING = "test push mode16 16"
def prepare(self):
self.loc_db.add_location("lbl_ret", self.ret_addr)
def test_init(self):
init_regs(self)
self.buf = b""
self.buf += pck16(0x1122)
TXT = '''
main:
PUSHW 0x1122
JMP lbl_ret
'''
def check(self):
assert self.myjit.cpu.ESP == self.stk_origin - 0x2
buf = self.myjit.vm.get_mem(self.myjit.cpu.ESP, 0x2)
assert(buf == self.buf)
class Test_PUSH_mode16_32(Asm_Test_16):
MYSTRING = "test push mode16 32"
def prepare(self):
self.loc_db.add_location("lbl_ret", self.ret_addr)
def test_init(self):
init_regs(self)
self.buf = b""
self.buf += pck32(0x11223344)
TXT = '''
main:
.byte 0x66, 0x68, 0x44, 0x33, 0x22, 0x11
JMP lbl_ret
'''
def check(self):
assert self.myjit.cpu.ESP == self.stk_origin - 0x4
buf = self.myjit.vm.get_mem(self.myjit.cpu.ESP, 0x4)
assert(buf == self.buf)
class Test_POP_mode32_32(Asm_Test_32):
MYSTRING = "test pop mode32 32"
def prepare(self):
self.loc_db.add_location("lbl_ret", self.ret_addr)
def test_init(self):
self.value = 0x11223344
self.myjit.push_uint32_t(self.value)
init_regs(self)
TXT = '''
main:
POP EAX
JMP lbl_ret
'''
def check(self):
assert self.myjit.cpu.ESP == self.stk_origin + 0x4
assert self.myjit.cpu.EAX == self.value
class Test_POP_mode32_16(Asm_Test_32):
MYSTRING = "test pop mode32 16"
def prepare(self):
self.loc_db.add_location("lbl_ret", self.ret_addr)
def test_init(self):
self.value = 0x1122
self.myjit.push_uint16_t(self.value)
init_regs(self)
TXT = '''
main:
POPW AX
JMP lbl_ret
'''
def check(self):
assert self.myjit.cpu.ESP == self.stk_origin + 0x2
assert self.myjit.cpu.AX == self.value
class Test_POP_mode16_16(Asm_Test_16):
MYSTRING = "test pop mode16 16"
def prepare(self):
self.loc_db.add_location("lbl_ret", self.ret_addr)
def test_init(self):
self.value = 0x1122
self.myjit.push_uint16_t(self.value)
init_regs(self)
TXT = '''
main:
POPW AX
JMP lbl_ret
'''
def check(self):
assert self.myjit.cpu.ESP == self.stk_origin + 0x2
assert self.myjit.cpu.AX == self.value
class Test_POP_mode16_32(Asm_Test_16):
MYSTRING = "test pop mode16 32"
def prepare(self):
self.loc_db.add_location("lbl_ret", self.ret_addr)
def test_init(self):
self.value = 0x11223344
self.myjit.cpu.SP -= 0x4
self.myjit.vm.set_mem(self.myjit.cpu.SP, pck32(self.value))
init_regs(self)
TXT = '''
main:
POP EAX
JMP lbl_ret
'''
def check(self):
assert self.myjit.cpu.ESP == self.stk_origin + 0x4
assert self.myjit.cpu.EAX == self.value
if __name__ == "__main__":
[test(*sys.argv[1:])() for test in [Test_PUSHA_16, Test_PUSHA_32,
Test_PUSHAD_16, Test_PUSHAD_32,
Test_PUSH_mode32_32,
Test_PUSH_mode32_16,
Test_PUSH_mode16_16,
Test_PUSH_mode16_32,
Test_POP_mode32_32,
Test_POP_mode32_16,
Test_POP_mode16_16,
Test_POP_mode16_32,
]
]
|