summary refs log tree commit diff stats
diff options
context:
space:
mode:
authorRichard Henderson <rth@twiddle.net>2013-11-07 08:54:33 +1000
committerRichard Henderson <rth@twiddle.net>2014-01-07 12:36:53 -0800
commit33b7891bd5ea08e22aac755a145cb5c9afd2f86c (patch)
treea9dca32ab45024e5a6fd15204ea07252e64bd31d
parentc56baccf67c0251ce4480ecc6f72e3511add8b5e (diff)
downloadfocaccia-qemu-33b7891bd5ea08e22aac755a145cb5c9afd2f86c.tar.gz
focaccia-qemu-33b7891bd5ea08e22aac755a145cb5c9afd2f86c.zip
target-i386: Remove gen_op_mov_reg_A0
Replace with its definition.

Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <rth@twiddle.net>
-rw-r--r--target-i386/translate.c7
1 files changed, 1 insertions, 6 deletions
diff --git a/target-i386/translate.c b/target-i386/translate.c
index 2b6d7770fb..69c25fda0b 100644
--- a/target-i386/translate.c
+++ b/target-i386/translate.c
@@ -358,11 +358,6 @@ static void gen_op_mov_reg_v(TCGMemOp ot, int reg, TCGv t0)
     }
 }
 
-static inline void gen_op_mov_reg_A0(TCGMemOp size, int reg)
-{
-    gen_op_mov_reg_v(size, reg, cpu_A0);
-}
-
 static inline void gen_op_mov_v_reg(TCGMemOp ot, TCGv t0, int reg)
 {
     if (ot == MO_8 && byte_reg_is_xH(reg)) {
@@ -5458,7 +5453,7 @@ static target_ulong disas_insn(CPUX86State *env, DisasContext *s,
         s->addseg = 0;
         gen_lea_modrm(env, s, modrm);
         s->addseg = val;
-        gen_op_mov_reg_A0(ot, reg);
+        gen_op_mov_reg_v(ot, reg, cpu_A0);
         break;
 
     case 0xa0: /* mov EAX, Ov */