summary refs log tree commit diff stats
diff options
context:
space:
mode:
authorTaylor Simpson <tsimpson@quicinc.com>2021-02-26 03:30:12 -0800
committerTaylor Simpson <tsimpson@quicinc.com>2021-11-03 16:01:27 -0500
commit40438b67071cd1547c7497d714bbb8b24e7bee5a (patch)
tree761e8c887b999db891f5c4c2a94abf6cff9a06ff
parenta1559537d183bf1f4e2cfef972610c8c9e1a6aa5 (diff)
downloadfocaccia-qemu-40438b67071cd1547c7497d714bbb8b24e7bee5a.tar.gz
focaccia-qemu-40438b67071cd1547c7497d714bbb8b24e7bee5a.zip
Hexagon HVX (target/hexagon) register names
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Taylor Simpson <tsimpson@quicinc.com>
-rw-r--r--target/hexagon/cpu.c2
-rw-r--r--target/hexagon/hex_regs.h1
2 files changed, 2 insertions, 1 deletions
diff --git a/target/hexagon/cpu.c b/target/hexagon/cpu.c
index 989bd767b5..3bd3f100dd 100644
--- a/target/hexagon/cpu.c
+++ b/target/hexagon/cpu.c
@@ -59,7 +59,7 @@ const char * const hexagon_regnames[TOTAL_PER_THREAD_REGS] = {
   "r24", "r25", "r26", "r27", "r28",  "r29", "r30", "r31",
   "sa0", "lc0", "sa1", "lc1", "p3_0", "c5",  "m0",  "m1",
   "usr", "pc",  "ugp", "gp",  "cs0",  "cs1", "c14", "c15",
-  "c16", "c17", "c18", "c19", "pkt_cnt",  "insn_cnt", "c22", "c23",
+  "c16", "c17", "c18", "c19", "pkt_cnt",  "insn_cnt", "hvx_cnt", "c23",
   "c24", "c25", "c26", "c27", "c28",  "c29", "c30", "c31",
 };
 
diff --git a/target/hexagon/hex_regs.h b/target/hexagon/hex_regs.h
index f291911eef..e1b3149b07 100644
--- a/target/hexagon/hex_regs.h
+++ b/target/hexagon/hex_regs.h
@@ -76,6 +76,7 @@ enum {
     /* Use reserved control registers for qemu execution counts */
     HEX_REG_QEMU_PKT_CNT      = 52,
     HEX_REG_QEMU_INSN_CNT     = 53,
+    HEX_REG_QEMU_HVX_CNT      = 54,
     HEX_REG_UTIMERLO          = 62,
     HEX_REG_UTIMERHI          = 63,
 };