diff options
| author | Peter Maydell <peter.maydell@linaro.org> | 2021-08-13 17:11:47 +0100 |
|---|---|---|
| committer | Peter Maydell <peter.maydell@linaro.org> | 2021-08-25 10:48:48 +0100 |
| commit | aa29190826f2f061ed3ffad0a6cabb30eaf7f8f0 (patch) | |
| tree | ade64317e01727626104f7da950d3e57f40588a8 | |
| parent | 9dacf0764b506a67f33dd63bdf48fc273c0bdb7f (diff) | |
| download | focaccia-qemu-aa29190826f2f061ed3ffad0a6cabb30eaf7f8f0.tar.gz focaccia-qemu-aa29190826f2f061ed3ffad0a6cabb30eaf7f8f0.zip | |
target/arm: Print MVE VPR in CPU dumps
Include the MVE VPR register value in the CPU dumps produced by arm_cpu_dump_state() if we are printing FPU information. This makes it easier to interpret debug logs when predication is active. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
| -rw-r--r-- | target/arm/cpu.c | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/target/arm/cpu.c b/target/arm/cpu.c index 2866dd7658..a82e39dd97 100644 --- a/target/arm/cpu.c +++ b/target/arm/cpu.c @@ -1017,6 +1017,9 @@ static void arm_cpu_dump_state(CPUState *cs, FILE *f, int flags) i, v); } qemu_fprintf(f, "FPSCR: %08x\n", vfp_get_fpscr(env)); + if (cpu_isar_feature(aa32_mve, cpu)) { + qemu_fprintf(f, "VPR: %08x\n", env->v7m.vpr); + } } } |