summary refs log tree commit diff stats
path: root/disas/riscv.h
diff options
context:
space:
mode:
authorChristoph Müllner <christoph.muellner@vrull.eu>2023-06-12 13:10:30 +0200
committerAlistair Francis <alistair.francis@wdc.com>2023-07-10 22:29:14 +1000
commit01b1361f84d55a86be486323836a29488b52e3a6 (patch)
treee160909f6daedea3898a94fd6cc14ddc144f7af6 /disas/riscv.h
parent5d326db2f9d0f4c90a3298f12bcb803e7bf302dc (diff)
downloadfocaccia-qemu-01b1361f84d55a86be486323836a29488b52e3a6.tar.gz
focaccia-qemu-01b1361f84d55a86be486323836a29488b52e3a6.zip
disas/riscv: Make rv_op_illegal a shared enum value
The enum value 'rv_op_illegal' does not represent an
instruction, but is a catch-all value in case we have
no match in the decoder. Let's make the value a shared
one, so that other compile units can reuse it.

Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: LIU Zhiwei <zhiwei_liu@linux.alibaba.com>
Signed-off-by: Christoph Müllner <christoph.muellner@vrull.eu>
Message-Id: <20230612111034.3955227-5-christoph.muellner@vrull.eu>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Diffstat (limited to 'disas/riscv.h')
-rw-r--r--disas/riscv.h4
1 files changed, 4 insertions, 0 deletions
diff --git a/disas/riscv.h b/disas/riscv.h
index 9288255915..debbe69239 100644
--- a/disas/riscv.h
+++ b/disas/riscv.h
@@ -192,6 +192,10 @@ typedef struct {
 } rv_comp_data;
 
 enum {
+    rv_op_illegal = 0
+};
+
+enum {
     rvcd_imm_nz = 0x1
 };