diff options
| author | Peter Maydell <peter.maydell@linaro.org> | 2020-11-19 21:56:08 +0000 |
|---|---|---|
| committer | Peter Maydell <peter.maydell@linaro.org> | 2020-12-10 11:44:56 +0000 |
| commit | 3423fbf10427db7680d3237d4f62d8370052fca0 (patch) | |
| tree | 99621df5d4d2033875f5b2c509db270ba477f92c /hw/core/qdev-properties-system.c | |
| parent | cb45adb654bb34de9de6301b6981972dd107e342 (diff) | |
| download | focaccia-qemu-3423fbf10427db7680d3237d4f62d8370052fca0.tar.gz focaccia-qemu-3423fbf10427db7680d3237d4f62d8370052fca0.zip | |
target/arm: Implement new v8.1M NOCP check for exception return
In v8.1M a new exception return check is added which may cause a NOCP UsageFault (see rule R_XLTP): before we clear s0..s15 and the FPSCR we must check whether access to CP10 from the Security state of the returning exception is disabled; if it is then we must take a fault. (Note that for our implementation CPPWR is always RAZ/WI and so can never cause CP10 accesses to fail.) The other v8.1M change to this register-clearing code is that if MVE is implemented VPR must also be cleared, so add a TODO comment to that effect. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20201119215617.29887-20-peter.maydell@linaro.org
Diffstat (limited to 'hw/core/qdev-properties-system.c')
0 files changed, 0 insertions, 0 deletions