diff options
| author | Michael Tokarev <mjt@tls.msk.ru> | 2023-07-14 14:14:49 +0300 |
|---|---|---|
| committer | Michael Tokarev <mjt@tls.msk.ru> | 2023-07-25 17:13:53 +0300 |
| commit | 673d8215415dc0c13e96b8d757102d942916d1b2 (patch) | |
| tree | ce6ec6398c83f100750e826d9b4bee7d9e4f9353 /hw/intc/arm_gic.c | |
| parent | cced0d653973f6ad0d9e8bdbd365e12d0f2316f9 (diff) | |
| download | focaccia-qemu-673d8215415dc0c13e96b8d757102d942916d1b2.tar.gz focaccia-qemu-673d8215415dc0c13e96b8d757102d942916d1b2.zip | |
arm: spelling fixes
Signed-off-by: Michael Tokarev <mjt@tls.msk.ru> Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'hw/intc/arm_gic.c')
| -rw-r--r-- | hw/intc/arm_gic.c | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/hw/intc/arm_gic.c b/hw/intc/arm_gic.c index 7a34bc0998..074cf50af2 100644 --- a/hw/intc/arm_gic.c +++ b/hw/intc/arm_gic.c @@ -239,7 +239,7 @@ static inline bool gic_lr_entry_is_free(uint32_t entry) } /* Return true if this LR should trigger an EOI maintenance interrupt, i.e. the - * corrsponding bit in EISR is set. + * corresponding bit in EISR is set. */ static inline bool gic_lr_entry_is_eoi(uint32_t entry) { @@ -1333,7 +1333,7 @@ static void gic_dist_writeb(void *opaque, hwaddr offset, /* ??? This currently clears the pending bit for all CPUs, even for per-CPU interrupts. It's unclear whether this is the - corect behavior. */ + correct behavior. */ if (value & (1 << i)) { GIC_DIST_CLEAR_PENDING(irq + i, ALL_CPU_MASK); } |