diff options
| author | Glenn Miles <milesg@linux.ibm.com> | 2025-09-25 15:17:44 -0500 |
|---|---|---|
| committer | Harsh Prateek Bora <harshpb@linux.ibm.com> | 2025-09-28 23:36:13 +0530 |
| commit | f7ec91c23906ca364650e95f2a28e0ef6c411386 (patch) | |
| tree | 351353cb4dcdb75fc49a58f5e3a9f1c40f51c181 /hw/intc/omap_intc.c | |
| parent | 880aa4cb06ff5e86b6feab3030e14a16fea1dced (diff) | |
| download | focaccia-qemu-f7ec91c23906ca364650e95f2a28e0ef6c411386.tar.gz focaccia-qemu-f7ec91c23906ca364650e95f2a28e0ef6c411386.zip | |
target/ppc: Add IBM PPE42 special instructions
Adds the following instructions exclusively for IBM PPE42 processors: LSKU LCXU STSKU STCXU LVD LVDU LVDX STVD STVDU STVDX SLVD SRVD CMPWBC CMPLWBC CMPWIBC BNBWI BNBW CLRBWIBC CLRWBC DCBQ RLDICL RLDICR RLDIMI A PPE42 GCC compiler is available here: https://github.com/open-power/ppe42-gcc For more information on the PPE42 processors please visit: https://wiki.raptorcs.com/w/images/a/a3/PPE_42X_Core_Users_Manual.pdf Signed-off-by: Glenn Miles <milesg@linux.ibm.com> Reviewed-by: Chinmay Rath <rathc@linux.ibm.com> Signed-off-by: Harsh Prateek Bora <harshpb@linux.ibm.com> Link: https://lore.kernel.org/r/20250925201758.652077-7-milesg@linux.ibm.com Message-ID: <20250925201758.652077-7-milesg@linux.ibm.com>
Diffstat (limited to 'hw/intc/omap_intc.c')
0 files changed, 0 insertions, 0 deletions