summary refs log tree commit diff stats
path: root/hw/lm32_uart.c
diff options
context:
space:
mode:
authorPetar Jovanovic <petarj@mips.com>2012-12-06 20:30:35 +0100
committerAurelien Jarno <aurelien@aurel32.net>2013-01-01 11:10:47 +0100
commiteec8972a5bc744eda695a86a984d746c240dff90 (patch)
treeb1d626358872a9c91cbacf2202635d778e55dbb6 /hw/lm32_uart.c
parenta795ef8dcb8cbadffc996c41ff38927a97645234 (diff)
downloadfocaccia-qemu-eec8972a5bc744eda695a86a984d746c240dff90.tar.gz
focaccia-qemu-eec8972a5bc744eda695a86a984d746c240dff90.zip
target-mips: Fix incorrect reads and writes to DSPControl register
Upper 4 bits of ccond (bits 31..28 ) of DSPControl register are not used in
the MIPS32 architecture. They are used in the MIPS64 architecture. For MIPS32
these bits must be written as zero, and return zero on read.

The change fixes writes (WRDSP) and reads (RDDSP) to the register. It also fixes
the tests that use these instructions, and makes them smaller and simpler.

Signed-off-by: Petar Jovanovic <petarj@mips.com>
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
Diffstat (limited to 'hw/lm32_uart.c')
0 files changed, 0 insertions, 0 deletions